

LM134, LM234, LM334

SNVS746E - MARCH 2000 - REVISED MAY 2013

LM134/LM234/LM334 3-Terminal Adjustable Current Sources

Check for Samples: LM134, LM234, LM334

FEATURES

- Operates From 1V to 40V
- 0.02%/V Current Regulation
- Programmable From 1µA to 10mA
- True 2-Terminal Operation
- Available as Fully Specified Temperature Sensor
- ±3% Initial Accuracy

DESCRIPTION

The LM134/LM234/LM334 are 3-terminal adjustable current sources featuring 10,000:1 range in operating current, excellent current regulation and a wide dynamic voltage range of 1V to 40V. Current is established with one external resistor and no other parts are required. Initial current accuracy is $\pm 3\%$. The LM134/LM234/LM334 are true floating current sources with no separate power supply connections. In addition, reverse applied voltages of up to 20V will draw only a few dozen microamperes of current, allowing the devices to act as both a rectifier and current source in AC applications.

Connection Diagrams





Figure 1. SOIC-8 Surface Mount Package (LM334M; LM334M/NOPB; LM334MX; LM334MX/NOPB) See Package Number D





The sense voltage used to establish operating current in the LM134 is 64mV at 25°C and is directly proportional to absolute temperature (°K). The simplest one external resistor connection, then, generates a current with \approx +0.33%/°C temperature dependence. Zero drift operation can be obtained by adding one extra resistor and a diode.

Applications for the current sources include bias networks, surge protection, low power reference, ramp generation, LED driver, and temperature sensing. The LM234-3 and LM234-6 are specified as true temperature sensors with ensured initial accuracy of $\pm 3^{\circ}$ C and $\pm 6^{\circ}$ C, respectively. These devices are ideal in remote sense applications because series resistance in long wire runs does not affect accuracy. In addition, only 2 wires are required.

The LM134 is specified over a temperature range of -55° C to $+125^{\circ}$ C, the LM234 from -25° C to $+100^{\circ}$ C and the LM334 from 0°C to $+70^{\circ}$ C. These devices are available in TO hermetic, TO-92 and SOIC-8 plastic packages.




Figure 2. SOIC-8 Alternative Pinout Surface Mount Package (LM334SM; LM334SM/NOPB; LM334SMX; LM334SMX/NOPB) See Package Number D



Figure 4. TO-92 Plastic Package (Bottom	View)
See Package Number LP	-

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

LM134, LM234, LM334



SNVS746E - MARCH 2000 - REVISED MAY 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

V ⁺ to V ⁻ Forward Voltage		LM134/LM234/LM334	40V
		LM234-3/LM234-6	30V
V ⁺ to V ⁻ Reverse Voltage			20V
R Pin to V [−] Voltage			5V
Set Current			10 mA
Power Dissipation			400 mW
ESD Susceptibility ⁽³⁾			2000V
Operating Temperature Ran	ge ⁽⁴⁾	LM134	−55°C to +125°C
		LM234/LM234-3/LM234-6	−25°C to +100°C
		LM334	0°C to +70°C
Soldering Information	TO-92 Package (10 sec.)		260°C
	TO Package (10 sec.)		300°C
	SOIC Package	Vapor Phase (60 sec.)	215°C
		Infrared (15 sec.)	220°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Human body model, 100pF discharged through a $1.5k\Omega$ resistor.

(4) For elevated temperature operation, T_J max is:

LM134	150°C
LM234	125°C
LM334	100°C

See Thermal Characteristics.

Thermal Characteristics

over operating free-air temperature range (unless otherwise noted)

Thermal Resistance	TO-92	то	SOIC-8
θ_{ja} (Junction to Ambient)	180°C/W (0.4" leads)	440°C/W	165°C/W
	160°C/W (0.125" leads)		
θ_{jc} (Junction to Case)	N/A	32°C/W	80°C/W

SNVS746E - MARCH 2000 - REVISED MAY 2013

Electrical Characteristics⁽¹⁾

.		LN	1134/LM	234		11			
Parameter	Cond	Min	Тур	Max	Min	Тур	Max	Units	
Set Current Error, V ⁺ =2.5V ⁽²⁾	10µA ≤ I _{SET} ≤ 1mA				3			6	%
	1mA < I _{SET} ≤ 5mA				5			8	%
	2µA ≤ I _{SET} < 10µA				8			12	%
Ratio of Set Current to Bias	$100\mu A \le I_{SET} \le 1mA$		14	18	23	14	18	26	
Current	1mA ≤ I _{SET} ≤ 5mA		14			14			
	2 µA≤I _{SET} ≤100 µA			18	23		18	26	
Minimum Operating Voltage	2µA ≤ I _{SET} ≤ 100µA		0.8			0.8		V	
	100µA < I _{SET} ≤ 1mA		0.9			0.9		V	
	1mA < I _{SET} ≤ 5mA			1.0			1.0		V
Average Change in Set Current	2µA ≤ I _{SET} ≤ 1mA	$1.5 \le V^+ \le 5V$		0.02	0.05		0.02	0.1	%/V
with Input Voltage		$5V \le V^+ \le 40V$		0.01	0.03		0.01	0.05	%/V
	1mA < I _{SET} ≤ 5mA	1.5V ≤ V ≤ 5V		0.03			0.03		%/V
			0.02			0.02		%/V	
Temperature Dependence of Set Current ⁽³⁾	$25\mu A \le I_{SET} \le 1mA$	_{SET} ≤ 1mA		Т	1.04T	0.96T	Т	1.04T	
Effective Shunt Capacitance				15			15		pF

(1) Unless otherwise specified, tests are performed at $T_j = 25^{\circ}C$ with pulse testing so that junction temperature does not change during test Set current is the current flowing into the V⁺ pin. For the Basic 2-Terminal Current Source circuit shown in Figure 13. I_{SET} is determined (2)

by the following formula: $I_{SET} = 67.7 \text{ mV/R}_{SET}$ (@ 25°C). Set current error is expressed as a percent deviation from this amount. I_{SET} increases at 0.336%/°C @ $T_j = 25^{\circ}C$ (227 μ V/°C).

(3) I_{SET} is directly proportional to absolute temperature (°K). I_{SET} at any temperature can be calculated from: I_{SET} = I_o (T/T_o) where I_o is I_{SET} measured at T_o (°K).

Electrical Characteristics⁽¹⁾


Deremeter	Condi	liene		LM234-3	3		Units		
Parameter	Condi	Min	Тур	Max	Min	Тур	Max	Units	
Set Current Error, V ⁺ =2.5V ⁽²⁾	$100\mu A \le I_{SET} \le 1mA$				±1			±2	%
	$T_J = 25^{\circ}$								
Equivalent Temperature Error				±3			±6	°C	
Ratio of Set Current to Bias Current	$100\mu A \le I_{SET} \le 1mA$	14	18	26	14	18	26		
Minimum Operating Voltage	100µA I _{SET} ≤ 1mA			0.9			0.9		V
Average Change in Set Current	100µA ≤ I _{SET} ≤ 1mA	$1.5 \le V^+ \le 5V$		0.02	0.05		0.02	0.01	%/V
with Input Voltage		$5V \le V^+ \le 30V$		0.01	0.03		0.01	0.05	%/V
Temperature Dependence of Set Current ⁽³⁾	$100\mu A \le I_{SET} \le 1mA$		0.98T	Т	1.02T	0.97T	Т	1.03T	
Equivalent Slope Error					±2			±3	%
Effective Shunt Capacitance				15			15		pF


(1)

Unless otherwise specified, tests are performed at $T_j = 25^{\circ}$ C with pulse testing so that junction temperature does not change during test Set current is the current flowing into the V⁺ pin. For the Basic 2-Terminal Current Source circuit shown in Figure 13. I_{SET} is determined by the following formula: I_{SET} = 67.7 mV/R_{SET} (@ 25°C). Set current error is expressed as a percent deviation from this amount. I_{SET} increases at 0.336%/°C @ T_j = 25°C (227 µV/°C). (2)


I_{SET} is directly proportional to absolute temperature (°K). I_{SET} at any temperature can be calculated from: I_{SET} = I_o (T/T_o) where I_o is I_{SET} (3) measured at To (°K).













TIME (Note scale changes for each current) Figure 8.




4



SNVS746E - MARCH 2000 - REVISED MAY 2013







APPLICATION HINTS

The LM134 has been designed for ease of application, but a general discussion of design features is presented here to familiarize the designer with device characteristics which may not be immediately obvious. These include the effects of slewing, power dissipation, capacitance, noise, and contact resistance.

Calculating R_{SET}

The total current through the LM134 (I_{SET}) is the sum of the current going through the SET resistor (I_R) and the LM134's bias current (I_{BIAS}), as shown in Figure 13.

 $\begin{array}{c} & & & \\ & &$

Figure 13. Basic Current Source

A graph showing the ratio of these two currents is supplied under **Ratio of I_{SET} to I_{BIAS}** in Typical Performance Characteristics. The current flowing through R_{SET} is determined by V_R , which is approximately 214µV/°K (64 mV/298°K ~ 214µV/°K).

$$I_{SET} = I_{R} + I_{BIAS} = \frac{V_{R}}{R_{SET}} + I_{BIAS}$$
(1)

Since (for a given set current) I_{BIAS} is simply a percentage of I_{SET}, the equation can be rewritten

$$I_{\text{SET}} = \left(\frac{V_{\text{R}}}{R_{\text{SET}}}\right) \left(\frac{n}{n-1}\right)$$

where

• n is the ratio of I_{SET} to I_{BIAS} as specified in Electrical Characteristics and shown in the graph (2)

Since n is typically 18 for $2\mu A \le I_{SET} \le 1 \text{ mA}$, the equation can be further simplified to

$$I_{\text{SET}} = \left(\frac{V_{\text{R}}}{\mathsf{R}_{\text{SET}}}\right) (1.059) = \frac{227 \ \mu \text{V}^{\circ}\text{K}}{\mathsf{R}_{\text{SET}}}$$
(3)

for most set currents.

Slew Rate

At slew rates above a given threshold (see curve), the LM134 may exhibit non-linear current shifts. The slewing rate at which this occurs is directly proportional to I_{SET} . At $I_{SET} = 10\mu$ A, maximum dV/dt is 0.01V/µs; at $I_{SET} = 1$ mA, the limit is 1V/µs. Slew rates above the limit do not harm the LM134, or cause large currents to flow.

Thermal Effects

Internal heating can have a significant effect on current regulation for I_{SET} greater than 100µA. For example, each 1V increase across the LM134 at $I_{SET} = 1$ mA will increase junction temperature by ~0.4°C in still air. Output current (I_{SET}) has a temperature coefficient of ~0.33%/°C, so the change in current due to temperature rise will be (0.4) (0.33) = 0.132%. This is a 10:1 degradation in regulation compared to true electrical effects. Thermal effects, therefore, must be taken into account when DC regulation is critical and I_{SET} exceeds 100µA. Heat sinking of the TO package or the TO-92 leads can reduce this effect by more than 3:1.



Shunt Capacitance

In certain applications, the 15 pF shunt capacitance of the LM134 may have to be reduced, either because of loading problems or because it limits the AC output impedance of the current source. This can be easily accomplished by buffering the LM134 with an FET as shown in the applications. This can reduce capacitance to less than 3 pF and improve regulation by at least an order of magnitude. DC characteristics (with the exception of minimum input voltage), are not affected.

Noise

Current noise generated by the LM134 is approximately 4 times the shot noise of a transistor. If the LM134 is used as an active load for a transistor amplifier, input referred noise will be increased by about 12dB. In many cases, this is acceptable and a single stage amplifier can be built with a voltage gain exceeding 2000.

Lead Resistance

The sense voltage which determines operating current of the LM134 is less than 100mV. At this level, thermocouple or lead resistance effects should be minimized by locating the current setting resistor physically close to the device. Sockets should be avoided if possible. It takes only 0.7Ω contact resistance to reduce output current by 1% at the 1 mA level.

Sensing Temperature

The LM134 makes an ideal remote temperature sensor because its current mode operation does not lose accuracy over long wire runs. Output current is directly proportional to absolute temperature in degrees Kelvin, according to the following formula:

$$H_{SET} = \frac{(227 \ \mu V/^{\circ} K) \ (T)}{R_{SET}}$$
(4)

Calibration of the LM134 is greatly simplified because of the fact that most of the initial inaccuracy is due to a gain term (slope error) and not an offset. This means that a calibration consisting of a gain adjustment only will trim both slope and zero at the same time. In addition, gain adjustment is a one point trim because the output of the LM134 extrapolates to zero at 0°K, independent of R_{SET} or any initial inaccuracy.




Figure 14. Gain Adjustment

This property of the LM134 is illustrated in the accompanying graph. Line abc is the sensor current before trimming. Line a'b'c' is the desired output. A gain trim done at T2 will move the output from b to b' and will simultaneously correct the slope so that the output at T1 and T3 will be correct. This gain trim can be done on R_{SET} or on the load resistor used to terminate the LM134. Slope error after trim will normally be less than ±1%. To maintain this accuracy, however, a low temperature coefficient resistor must be used for R_{SET} .

A 33 ppm/°C drift of R_{SET} will give a 1% slope error because the resistor will normally see about the same temperature variations as the LM134. Separating R_{SET} from the LM134 requires 3 wires and has lead resistance problems, so is not normally recommended. Metal film resistors with less than 20 ppm/°C drift are readily available. Wire wound resistors may also be used where best stability is required.

Copyright © 2000–2013, Texas Instruments Incorporated



(5)

SNVS746E - MARCH 2000 - REVISED MAY 2013

Application as a Zero Temperature Coefficent Current Source

Adding a diode and a resistor to the standard LM134 configuration can cancel the temperature-dependent characteristic of the LM134. The circuit shown in Figure 15 balances the positive tempco of the LM134 (about +0.23 mV/°C) with the negative tempco of a forward-biased silicon diode (about -2.5 mV/°C).




Figure 15. Zero Tempco Current Source

The set current (I_{SET}) is the sum of I_1 and I_2 , each contributing approximately 50% of the set current, and I_{BIAS} . I_{BIAS} is usually included in the I_1 term by increasing the V_R value used for calculations by 5.9%. (See **CALCULATING R_{SET}**.)

$$I_{\text{SET}} = I_1 + I_2 + I_{\text{BIAS}}, \text{ where}$$
$$I_1 = \frac{V_R}{R_1} \text{ and } I_2 = \frac{V_R + V_D}{R_2}$$

The first step is to minimize the tempco of the circuit, using the following equations. An example is given using a value of $+227\mu$ V/°C as the tempco of the LM134 (which includes the I_{BIAS} component), and -2.5 mV/°C as the tempco of the diode (for best results, this value should be directly measured or obtained from the manufacturer of the diode).

$$I_{SET} = I_{1} + I_{2}$$

$$\frac{dI_{SET}}{dT} = \frac{dI_{1}}{dT} + \frac{dI_{2}}{dT}$$

$$\approx \frac{227 \ \mu \text{V}^{\circ}\text{C}}{R_{1}} + \frac{227 \ \mu \text{V}^{\circ}\text{C} - 2.5 \ \text{mV}^{\circ}\text{C}}{R_{2}}$$

$$= 0 \text{ (solve for tempco = 0)} \tag{6}$$

$$\frac{R_{2}}{R_{1}} \approx \frac{2.5 \ \text{mV}^{\circ}\text{C} - 227 \ \mu \text{V}^{\circ}\text{C}}{227 \ \mu \text{V}^{\circ}\text{C}} \approx 10.0 \tag{7}$$

With the R₁ to R₂ ratio determined, values for R₁ and R₂ should be determined to give the desired set current. The formula for calculating the set current at T = 25°C is shown below, followed by an example that assumes the forward voltage drop across the diode (V_D) is 0.6V, the voltage across R₁ is 67.7mV (64 mV + 5.9% to account for I_{BIAS}), and R₂/R₁ = 10 (from the previous calculations).



$$\begin{split} I_{SET} &= I_{1} + I_{2} + I_{BIAS} \\ &= \frac{V_{R}}{R_{1}} + \frac{V_{R} + V_{D}}{R_{2}} \\ &\approx \frac{67.7 \text{ mV}}{R_{1}} + \frac{67.7 \text{ mV} + 0.6 \text{V}}{10.0 \text{ R}_{1}} \\ I_{SET} &\approx \frac{0.134 \text{V}}{R_{1}} \end{split}$$

(8)

This circuit will eliminate most of the LM134's temperature coefficient, and it does a good job even if the estimates of the diode's characteristics are not accurate (as the following example will show). For lowest tempco with a specific diode at the desired I_{SET} , however, the circuit should be built and tested over temperature. If the measured tempco of I_{SET} is positive, R_2 should be reduced. If the resulting tempco is negative, R_2 should be increased. The recommended diode for use in this circuit is the 1N457 because its tempco is centered at 11 times the tempco of the LM134, allowing $R_2 = 10 R_1$. You can also use this circuit to create a current source with non-zero tempcos by setting the tempco component of the tempco equation to the desired value instead of 0.

EXAMPLE: A 1mA, Zero-Tempco Current Source

First, solve for R_1 and R_2 :

$$I_{SET} \approx 1 \text{ mA} = \frac{0.134V}{R_1}$$

$$R_2 = 134\Omega = 10 R_1$$

$$R_2 = 1340\Omega$$
(9)

The values of R₁ and R₂ can be changed to standard 1% resistor values (R₁ = 133Ω and R₂ = $1.33k\Omega$) with less than a 0.75% error.

If the forward voltage drop of the diode was 0.65V instead of the estimate of 0.6V (an error of 8%), the actual set current will be

$$I_{SET} = \frac{67.7 \text{ mV}}{R_1} + \frac{67.7 \text{ mV} + 0.65\text{V}}{R_2}$$
$$= \frac{67.7 \text{ mV}}{133} + \frac{67.7 \text{ mV} + 0.65\text{V}}{1330}$$
$$= 1.049 \text{ mA}$$
(10)

an error of less than 5%.

If the estimate for the tempco of the diode's forward voltage drop was off, the tempco cancellation is still reasonably effective. Assume the tempco of the diode is 2.6mV/°C instead of 2.5mV/°C (an error of 4%). The tempco of the circuit is now:

$$\frac{dI_{SET}}{dT} = \frac{dI_1}{dT} + \frac{dI_2}{dT} = \frac{227 \ \mu V/^{\circ}C}{133\Omega} + \frac{227 \ \mu V/^{\circ}C - 2.6 \ m V/^{\circ}C}{1330\Omega} = -77 \ nA/^{\circ}C$$
(11)

A 1mA LM134 current source with no temperature compensation would have a set resistor of 68Ω and a resulting tempco of

$$\frac{227 \ \mu \text{V}^{\circ}\text{C}}{68\Omega} = 3.3 \ \mu \text{A}^{\circ}\text{C} \tag{12}$$


So even if the diode's tempco varies as much as $\pm 4\%$ from its estimated value, the circuit still eliminates 98% of the LM134's inherent tempco.




SNVS746E -MARCH 2000-REVISED MAY 2013


www.ti.com

Typical Applications




*Select R3 = V_{REF} /583µA. V_{REF} may be any stable positive voltage ≥ 2V Trim R3 to calibrate









*Output impedance of the LM134 at the "R" pin is approximately $\frac{-R_2}{16}$

where R_2 is the equivalent external resistance connected from the V⁻ pin to ground. This negative resistance can be reduced by a factor of 5 or more by inserting an equivalent resistor $R_3 = (R_2/16)$ in series with the output.

Figure 18. Low Output Impedance Thermometer

SNVS746E - MARCH 2000 - REVISED MAY 2013



www.ti.com







Figure 19. Low Output Impedance Thermometer










Figure 21. Basic 2-Terminal Current Source

LM134, LM234, LM334

SNVS746E - MARCH 2000 - REVISED MAY 2013



www.ti.com





Figure 22. Micropower Bias









Figure 24. Ramp Generator




SNVS746E - MARCH 2000 - REVISED MAY 2013




*Select ratio of R1 to R2 to obtain zero temperature drift





*Select ratio of R1 to R2 for zero temperature drift







Figure 27. Zener Biasing

LM134, LM234, LM334




www.ti.com

SNVS746E - MARCH 2000 - REVISED MAY 2013




*For ±10% adjustment, select R_{SET}10% high, and make R1 \approx 3 R_{SET}









*Select Q1 or Q2 to ensure at least 1V across the LM134. V_p (1 - I_{SET}/I_{DSS}) \ge 1.2V.

SNVS746E - MARCH 2000 - REVISED MAY 2013

Submit Documentation Feedback

15

* $Z_{OUT} \approx -16 \cdot R1 (R1/V_{IN} \text{ must not exceed } I_{SET})$



R

81 ^{\$}

≷^rset

+VIN

 $-V_{IN}$




Figure 31. Generating Negative Output Impedance





Figure 32. In-Line Current Limiter






www.ti.com



SNVS746E - MARCH 2000 - REVISED MAY 2013

Schematic Diagram



SNVS746E - MARCH 2000-REVISED MAY 2013

REVISION HISTORY

Cł	nanges from Revision C (April 2013) to Revision D	Page	
•	Changed layout of National Data Sheet to TI format	16	



www.ti.com

Changes from Revision C (April 2013) to Revision D									
	Changed layout of National Data Sheet to TI format								



3-Oct-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM134 MDC	ACTIVE	DIESALE	Y	0	400	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM134H	ACTIVE	то	NDV	3	1000	TBD	Call TI	Call TI	-55 to 125	(LM134H, LM134H)	Samples
LM134H/NOPB	ACTIVE	то	NDV	3	1000	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	(LM134H, LM134H)	Samples
LM234Z-3/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-25 to 100	LM234 Z-3	Samples
LM234Z-6/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-25 to 100	LM234 Z-6	Samples
LM334 MWC	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM334M	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM334 M	
LM334M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM334 M	Samples
LM334MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM334 M	Samples
LM334SM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM334 SM	Samples
LM334SMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LM334 SM	
LM334SMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM334 SM	Samples
LM334Z/LFT1	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type		LM334 Z	Samples
LM334Z/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 70	LM334 Z	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



3-Oct-2018

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM334MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM334SMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM334SMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM334MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM334SMX	SOIC	D	8	2500	367.0	367.0	35.0
LM334SMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

TO-92 - 5.34 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




LP0003A



PACKAGE OUTLINE

TO-92 - 5.34 mm max height

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
 Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.




LP0003A

EXAMPLE BOARD LAYOUT

TO-92 - 5.34 mm max height

TO-92






LP0003A

TAPE SPECIFICATIONS

TO-92 - 5.34 mm max height

TO-92






NDV0003H



PACKAGE OUTLINE

TO-CAN - 2.67 mm max height

TO-46



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-46.




NDV0003H

EXAMPLE BOARD LAYOUT

TO-CAN - 2.67 mm max height

TO-46





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated