## 100+100W STEREO EASHPIIIIMPOWER AMPLIFIER

■ MONOCHIP BRIDGE STEREO AMPLIFIER ON BASH ${ }^{\circledR}$ ARCHITECTURE
■ 80+80W OUTPUT POWER @ RL=4/8 $\Omega$, THD $=0.5 \%$
■ 100+100W OUTPUT POWER @ $R_{L}=4 / 8 \Omega$, THD $=10 \%$
■ HIGH DYNAMIC PREAMPLIFIER INPUT STAGES
■ EXTERNAL PROGRAMMABLE FEEDBACK TYPE COMPRESSORS

- AC COUPLED INPUT TO CLASS AB BRIDGE OUTPUT AMPLIFIER
- PRECISION RECTIFIERS TO DRIVE THE DIGITAL CONVERTER
■ ON-OFF SEQUENCE/ TIMER WITH MUTE AND STANDBY
■ PROPORTIONAL OVER POWER OUTPUT CURRENT TO LIMIT THE DIGITAL CONVERTER
■ ABSOLUTE POWER BRIDGE OUTPUT


TRANSISTOR POWER PROTECTION

- ABSOLUTE OUTPUT CURRENT LIMIT

■ INTEGRATED THERMAL PROTECTION
■ POWER SUPPLY OVER VOLTAGE PROTECTION
■ FLEXIWATT POWER PACKAGE WITH 27 PIN
■ BASH® LICENCE REQUIRED

## DESCRIPTION

The STA575 is a fully integrated power module designed to implement a $\mathrm{BASH} ®$ amplifier when used in conjunction with STABP01 digital processor.

## BLOCK DIAGRAM



## DESCRIPTION (continued)

Notice that normally only one Digital Converter is needed to supply a stereo or multi-channel amplifier system, therefore most of the functions implemented in the circuit have summing outputs
The signal circuits are biased by fixed negative and positive voltages referred to Ground. Instead the final stages of the output amplifiers are supplied by two external voltages that are following the audio signal . In this way the headroom for the output transistors is kept at minimum level to obtain a high efficiency power amplifier.
The Compressor circuits, one for each channel, performs a particular transfer behavior to avoid the dynamic restriction that an adaptive system like this requires. To have a high flexibility the attack / release time and the threshold levels are externally programmable. The tracking signal for the external digital converter is generated from the Absolute Value block that rectifies the audio signal present at the compressor output. The outputs of these blocks are decoupled by a diode to permit an easy sum of this signal for the multichannel application. The output power bridges have a dedicated input pin to perform an AC decoupling to cancel the compressor output DC offset. The gain of the stage is equal to $4(+12 \mathrm{~dB})$. A sophisticated circuit performs the output transistor power detector that, with the digital converter, reduces the power supply voltage. Moreover, a maximum current output limiting and the over temperature sensor have been added to protect the circuit itself. The external voltage applied to the STBY/MUTE pin forces the two amplifiers in the proper condition to guarantee a silent turnon and turn-off.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $+\mathrm{V}_{\text {s }}$ | Positive supply voltage referred to pin 13 (GND) | 30 | V |
| - $\mathrm{V}_{\text {s }}$ | Negative supply voltage referred to pin 13 (GND) | -24 | V |
| $\mathrm{V}_{\mathrm{CD}+}$ | Positive supply voltage tracking rail referred to pin 13 (GND) | 22 | V |
| $\mathrm{V}_{\text {CD+ }}$ | Positive supply voltage operated to $\mathrm{Vs}+{ }^{(1)}$ | 0.3 | V |
| $\mathrm{V}_{\text {CD }}$ | Negative supply voltage referred to -Vs ${ }^{(1)}$ | -0.3 | V |
| $\mathrm{V}_{\mathrm{CD}}$ - | Negative supply voltage tracking rail referred to pin 13 (GND) | -22 | V |
| $\mathrm{V}_{\text {Att_Rel1 }}$ $V_{\text {Att_Rel2 }}$ | Pin 3, 25 Negative \& Positive maximum voltage referred to GND (pin 13) | -0.5 to +20 | V |
| $V_{\text {Pwr_Imp1 }}$ <br> Vewr_Imp2 <br> $V_{\text {Trk_1 }}$ <br> $\mathrm{V}_{\text {Trk_2 }}$ | Pin 7, 21, 18, 10 Negative \& Positive maximum voltage referred to GND (pin 13) | -20 to +20 | V |
| $\begin{aligned} & V_{\text {In_pre1 }} \\ & V_{\text {In_pre2 }} \end{aligned}$ | Pin 8, 20 Negative \& Positive maximum voltage referred to GND (pin 13) | -0.5 to +0.5 | V |
| $\mathrm{V}_{\text {threshold }}$ | Pin 17 Negative \& Positive maximum voltage referred to GND (pin 13) | -7 to +0.5 | V |
| $\mathrm{I}_{\text {stb-max }}$ | Pin 11 maximum input current (Internal voltage clamp at 5V) | 500 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {stbymute }}$ | Pin 11 negative maximum voltage referred to GND (pin 13) | -0.5 | V |
| Iout | Output current | 7.7 | A |

Note 1: $V_{C D}$ - must not be more negative than - $V$ s and $V_{C D+}$ must not be more positive than $+V_{S}$
Note 2: All pins withstand $\pm 2$ KV ESD but not pin 11

THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Max Junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th j_case }}$ | Thermal Resistance Junction to case | $\max$ | 1 |

## OPERATING RANGE

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $+\mathrm{V}_{\mathrm{s}}$ | Positive supply voltage | +20 to +28 | V |
| $-\mathrm{V}_{\mathrm{s}}$ | Negative supply voltage | -10 to -23 | V |
| $\Delta \mathrm{~V}_{\mathrm{s}+}$ | Delta positive supply voltage | $5 \mathrm{~V} \leq(\mathrm{Vs}+-\mathrm{VCD}+) \leq 10 \mathrm{~V}$ | V |
| $\mathrm{~V}_{\mathrm{CD}+}$ | Positive supply voltage tracking rail | +3 to 20.7 | V |
| $\mathrm{~V}_{\mathrm{CD}-}$ | Negative supply voltage tracking rail | -20.7 to -3 | V |
| $\mathrm{I}_{\text {in_Max }}$ | Current at pin In_Pre1, In_Pre2, related to compressor behaviour | -1 to +1 | mA peak |
| $\mathrm{V}_{\text {trheshold }}$ | Voltage at pin Threshold | -5 to 0 | V |
| $\mathrm{~T}_{\text {amb }}$ | Ambient Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {sb_max }}$ | Pin 11 maximum input current (Internal voltage clmp at 5 V$)$ | 200 | $\mu \mathrm{~A}$ |

## PIN CONNECTION



Note: Slug connected to pins n. 1 and 27

PIN FUNCTION

| ${ }^{\circ}$ | Name | Description |
| :---: | :---: | :---: |
| 1 | -Vs | Negative Bias Supply |
| 2 | CD-1 | Channel 1 Time varying tracking rail negative power supply |
| 3 | Att_Rel1 | Attack release rate for channel 1 |
| 4 | Out1+ | Channel 1 speaker positive output |
| 5 | Out1- | Channel 1 speaker negative output |
| 6 | $C D+1$ | Channel 1 positive power supply |
| 7 | Pwr_Inp1 | Input to channel 1 power stage |
| 8 | In_pre1 | Pre-amp input for channel 1 (virtual ground) |
| 9 | Out_pre1 | Output channel 1 pre-amp |
| 10 | Trk_1 | Absolute value block input for channel 1 |
| 11 | Stby/mute | Standby/mute input voltage control |
| 12 | Protection | Protection signal for STABP01 digital processor |
| 13 | Gnd | Analog Ground |
| 14 | +Vs | Positive Bias Supply |
| 15 | CD+ | Time varying tracking rail positive power supply |
| 16 | Trk_out | Reference output for STABP01 digital processor |
| 17 | Threshold | Compressor threshold input |
| 18 | Trk_2 | Absolute value block input for channel 2 |
| 19 | Out_pre2 | Output channel 2 pre-amp |
| 20 | In_pre2 | Pre-amp input for channel 2 (virtual ground) |
| 21 | Pwr_Inp2 | Input to channel 2 power stage |
| 22 | $C D+2$ | Channel 2 positive power supply |
| 23 | Out2- | Channel 2 speaker negative output |
| 24 | Out2+ | Channel 2 speaker positive output |
| 25 | Att_Rel2 | Attack release rate for channel 2 |
| 26 | CD-2 | Channel 2 Time varying tracking rail negative power supply |
| 27 | -Vs | Negative Bias Supply |

ELECTRICAL CHARACTERISTCS (Test Condition: Vs+ $=28 \mathrm{~V}$, $\mathrm{Vs}-=-23 \mathrm{~V}, \mathrm{~V}_{\mathrm{CD}+}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CD}-}=-20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ $8 \Omega$, external components at the nominal value $\mathrm{f}=1 \mathrm{KHz}, \mathrm{Tamb}=25^{\circ} \mathrm{C}$ unless otherwise specified

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PREAMPLIFIER AND COMPRESSOR |  |  |  |  |  |  |
| $V_{\text {out clamp }}$ | Maximum Voltage at Out_pre pin |  | 9 | 11 | 13 | Vpeak |
| $\mathrm{l}_{\text {in }}$ | Audio input current |  |  |  | 0.8 | mA |
| $\mathrm{V}_{\text {control }}$ | Voltage at Attack_Release pin | Attenuation $=0 \mathrm{~dB}$ Attenuation $=6 \mathrm{~dB}$ Attenuation $=26 \mathrm{~dB}$ | $\begin{gathered} 0.35 \\ 6 \end{gathered}$ | $\begin{gathered} \hline 0 \\ 0.5 \\ 9 \end{gathered}$ | $\begin{gathered} 0.65 \\ 12 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\underset{\mathrm{Th}}{\mathrm{VC}_{\mathrm{omp}}^{-}}$ | Input voltage range for the compression |  | -5 |  | -1 | V |
| $\mathrm{Z}_{\text {th }}$ | Input impedance of Threshold pin |  | 100 |  |  | $\mathrm{K} \Omega$ |
| Voffset | Output Offset at Out_pre pin with: | $\mathrm{V}_{\mathrm{CRT}}=0 \mathrm{~V}$; Attenuation $=0 \mathrm{~dB}$ <br> $\mathrm{V}_{\mathrm{CRT}}=0.5 \mathrm{~V}$; Attenuation $=6 \mathrm{~dB}$ <br> $\mathrm{V}_{\mathrm{CRT}}=9 \mathrm{~V}$; Attenuation $=26 \mathrm{~dB}$ | $\begin{gathered} \hline-15 \\ -250 \\ -1000 \end{gathered}$ |  | $\begin{gathered} \hline 15 \\ 250 \\ 450 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| THD | Distortion at Out_pre: | $\mathrm{V}_{\mathrm{CRT}}=0 \mathrm{~V}$; Attenuation $=0 \mathrm{~dB}$ <br> $\mathrm{V}_{\mathrm{CRT}}=0.5 \mathrm{~V}$; Attenuation $=6 \mathrm{~dB}$ <br> $\mathrm{V}_{\mathrm{CRT}}=9 \mathrm{~V}$; Attenuation $=26 \mathrm{~dB}$ |  | 0.01 | $\begin{gathered} 0.1 \\ 0.5 \\ 2 \end{gathered}$ | $\begin{aligned} & \hline \% \\ & \% \\ & \% \end{aligned}$ |
| EN | Noise at Out_pre pin : | $\mathrm{V}_{\mathrm{CRT}}=0 \mathrm{~V}$; Attenuation $=0 \mathrm{~dB}$ <br> $\mathrm{V}_{\text {CRT }}=0.5 \mathrm{~V}$; Attenuation $=6 \mathrm{~dB}$ <br> $\mathrm{V}_{\mathrm{CRT}}=9 \mathrm{~V}$; Attenuation $=26 \mathrm{~dB}$ |  | $\begin{gathered} 10^{(2)} \\ 50 \\ 60 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{V} \\ & \mu \mathrm{~V} \\ & \mu \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{ct}}$ | Attack time current at pin Attack_release |  | 0.5 | 1.5 | 3 | mA |

1. This value is due to the thermal noise of the external resistors $R_{r}$ and $R_{i}$.

| TRACKING PARAMETERS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{G}_{\text {trk }}$ | Tracking reference voltage gain |  | 13 | 14 | 15 | V |
| $\mathrm{V}_{\text {trk_out }}$ | Tracking ref. output voltage |  | 0 | 20 |  | V |
| Itrk_out | Current capability |  | 5 | 6 | 7 | mA |
| $\mathrm{Z}_{\text {trk_in }}$ | Input impedance ( $\mathrm{T}_{\text {RK1/2 }}$ ) |  |  | 1 |  | $\mathrm{M} \Omega$ |
| OUTPUT BRIDGE |  |  |  |  |  |  |
| $\mathrm{G}_{\text {out }}$ | Half Output bridge gain |  | 5.5 | 6 | 6.5 | dB |
| $\mathrm{G}_{\mathrm{ch}}$ | Output bridge differential gain |  | 11 | 12 | 13 | dB |
| $\Delta \mathrm{G}_{\mathrm{ch}}$ | Output bridges gain mismatch |  | -0.5 |  | 0.5 | dB |
| Pout | Continuous Output Power | $\begin{aligned} & \mathrm{THD}=0.5 \% \\ & \text { THD }=10 \% \end{aligned}$ | $\begin{aligned} & 75 \\ & 95 \end{aligned}$ | $\begin{gathered} 80 \\ 100 \end{gathered}$ |  | $\begin{aligned} & \hline \text { W } \\ & \text { w } \end{aligned}$ |
|  |  | $\begin{aligned} & \mathrm{THD}=10 \% ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{V}_{\mathrm{CD}+}=16 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CD}}=-16 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}_{+}}=22 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}_{-}}=-22 \mathrm{~V} \end{aligned}$ | 90 | 100 |  | W |
| THD | Total harmonic distortion of the output bridge | $\mathrm{Po}=5 \mathrm{~W}$ |  | 0.01 | 0.1 | \% |
|  |  | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{KHz} ; \mathrm{Po}=50 \mathrm{~W}$ |  |  | 0.2 | \% |
| $\mathrm{V}_{\text {Off }}$ | Output bridge D.C. offset |  | -70 |  | 70 | mV |

ELECTRICAL CHARACTERISTCS (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | Noise at Output bridge pins | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{KHz} ; \mathrm{Rg}=50 \Omega$ |  | 12 |  | $\mu \mathrm{V}$ |
| $\mathrm{Z}_{\text {br_in }}$ | Input impedance |  | 100 | 140 | 180 | $\mathrm{K} \Omega$ |
| $\mathrm{R}_{\text {dson }}$ | Output power Rdson | $\mathrm{l}=1 \mathrm{~A}$ |  | 200 | 400 | $\mathrm{m} \Omega$ |
| OLG | Open Loop Voltage Gain |  |  | 100 |  | dB |
| GB | Unity Gain Bandwidth |  |  | 1.4 |  | MHz |
| SR | Slew Rate |  |  | 8 |  | V/us |
| PROTECTION |  |  |  |  |  |  |
| $\mathrm{V}_{\text {stby }}$ | Stby voltage range |  | 0 |  | 0.8 | V |
| $V_{\text {mute }}$ | Mute voltage range |  | 1.6 |  | 2.5 | V |
| $\mathrm{V}_{\text {play }}$ | Play voltage range |  | 4 |  | 5 | V |
| Th1 | First Over temperature threshold |  |  | 130 |  | ${ }^{\circ} \mathrm{C}$ |
| Th2 | Second Over temperature threshold |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Unbal. Ground | Upper Unbalancing ground threshold | Referred to ( $\mathrm{CD}^{+}$- $\mathrm{CD}^{-}$)/2 |  | 5 |  | V |
| Unbal. Ground | Lower Unbalancing ground threshold | Referred to ( $\mathrm{CD}^{+}$- $\left.\mathrm{CD}^{-}\right) / 2$ |  | -5 |  | V |
| UV th | Under voltage threshold | \|Vs+| + |Vs-| | 18 | 20 | 22 | V |
| $\mathrm{Pd}_{\text {d reg. }}$ | Power dissipation threshold for system regulation | Iprot $=50 \mu \mathrm{~A}$; @ Vds $=10 \mathrm{~V}$ | 26 | 32 | 39 | W |
| $\mathrm{P}_{\text {d_max }}$ | Switch off power dissipation threshold | @ Vds = 10V |  | 60 |  | W |
| Iprot | Protection current slope | for Pd > Pdreg |  | 400 |  | $\mu \mathrm{A} / \mathrm{W}$ |
| Ict | Limiting Current threshold |  | 6.3 | 7 | 7.5 | A |
| I+Vs | Positive supply current | Stby (Vstby/mute pin $=0 \mathrm{~V}$ ) <br> Mute (Vstby/mute pin $=2.5 \mathrm{~V}$ ) <br> Play (Vstby/mute pin $=5 \mathrm{~V}$ no signal) | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{gathered} \hline 5 \\ 35 \\ 35 \end{gathered}$ | $\begin{gathered} \hline 7 \\ 50 \\ 50 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| I-Vs | Negative supply current | Stby (Vstby/mute pin $=0 \mathrm{~V}$ ) <br> Mute (Vstby/mute pin $=2.5 \mathrm{~V}$ ) <br> Play (Vstby/mute pin $=5 \mathrm{~V}$ no signal) | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{gathered} \hline 5 \\ 35 \\ 35 \end{gathered}$ | $\begin{gathered} \hline 7 \\ 50 \\ 50 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ICD+ | Positive traking rail supply current | Stby (Vstby/mute pin $=0 \mathrm{~V}$ ) <br> Mute (Vstby/mute pin $=2.5 \mathrm{~V}$ ) <br> Play (Vstby/mute pin $=5 \mathrm{~V}$ no signal) | $\begin{aligned} & \hline 50 \\ & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & 200 \\ & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ICD- | Negative traking rail supply current | $\begin{aligned} & \text { Stby (Vstby/mute pin }=0 \mathrm{~V}) \\ & \text { Mute }(\text { Vstby } / \text { mute pin }=2.5 \mathrm{~V}) \\ & \text { Play (Vstby/mute pin }=5 \mathrm{~V} \text { no signal) } \end{aligned}$ | $\begin{aligned} & 50 \\ & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & 200 \\ & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

## FUNCTIONAL DESCRIPTION

The circuit contains all the blocks to build a stereo amplifier. Each single channel is based on the Output Bridge Power Amplifier, and its protection circuit. Moreover, the compression function and a signal rectifier are added to complete the circuit.
The operation modes are driven by The Turn-on/off sequence block. In fact the IC can be set in three states by the Stby/mute pin:
Standby ( $\mathrm{V}_{\text {pin }}<0.8 \mathrm{~V}$ ), Mute $\left(1.6 \mathrm{~V}<\mathrm{V}_{\text {pin }}<2.5 \mathrm{~V}\right.$ ), and Play $\left(\mathrm{V}_{\text {pin }}>4 \mathrm{~V}\right.$ ).
In the Standby mode all the circuits involved in the signal path are in off condition, instead
in Mute mode the circuits are biased but the Speakers Outputs are forced to ground potential.
These voltages can be get by the external RC network connected to Stby/Mute pin.
The same block is used to force quickly the I.C. In standby mode or in mute mode when the I.C. dangerous condition has been detected. The RC network in these cases is used to delay the Normal operation restore.
The protection of the I.C. are implemented by the Over Temperature, Unbalance Ground, Output Short circuit, Under voltage, and output transistor Power sensing as shown in the following table:

Table 1. Protection Implementation

| Fault Type | Condition | Protection strategy | Action time | Release time |
| :--- | :--- | :--- | :--- | :--- |
| Chip Over <br> temperature | $\mathrm{Tj}>130^{\circ} \mathrm{C}$ | Mute | Fast <br> Surn_on sequence |  |
| Chip Over <br> temperature | $\mathrm{Tj}>150^{\circ} \mathrm{C}$ | Standby | Fast | Slow, Related to <br> Turn_on sequence |
| Unbalancing <br> Ground | $\|\mathrm{Vgnd}\|>((\mathrm{CD}+)-$ <br> $(\mathrm{CD}-)) / 2+5 \mathrm{~V}$ | Standby | Slow, Related to <br> Turn_on sequence |  |
| Short circuit | Iout $>7 \mathrm{~A}$ | Standby | Fast | Slow, related to <br> Turn_on sequence |
| Under Voltage | $\|\mathrm{Vs}+\|+\|\mathrm{Vs}-\|<20 \mathrm{~V}$ | Standby | Slow, related to <br> Turn_on sequence |  |
| Extra power <br> dissipation <br> at output transistor | Pd tr. >32W | Reducing DIGITAL <br> CONVERTER output <br> voltage. | Related to the <br> DIGITAL <br> CONVERTER | Related to the <br> DIGITAL <br> CONVERTER |
| Maximum power <br> dissipation <br> at output transistor | Pd tr. > 60W | Standby | Fast | Slow, related to <br> Turn_on sequence |

See the POWER PROTECTION paragraph for the details

## Compression

An other important function implemented, to avoid high power dissipation and clipping distortion, is the Compression of the signal input. In fact the preamplifier stage performs a voltage gain equal to 5, fixed by Ri and Rr external resistor, but in case of high input signal or low power supply voltage, its gain could be reduced of 26 dB . This function is obtained with a feedback type compressor that, in practice, reduces the impedance of the external feedback network. The behavior of compression it's internally fixed but depends from the Audio input voltage signal level, and from the Threshold voltage applied to the Threshold pin. The attack and release time are programmable by the external RC network connected to the Att_Rel pins.
The constraints of the circuit in the typical application are the following:
Vthreshold range
$=-5$ to 0
Vin peak max
$=8 \mathrm{~V}$
Vout peak max
$=10 \mathrm{~V}$

Gain without compression (G) =5
Max Attenuation ratio $=26 \mathrm{~dB}$
The following graph gives the representation of the Compressor activation status related to the Vthreshold and the input voltage. The delimitation line between the two fields, compression or not, is expressed by the formula :

$$
\frac{2 \cdot(|\mathrm{Vthreshold}|+200 \mathrm{mV})}{\mathrm{G}}
$$

Where $G$ is the preamplifier gain without compression.
In the compression region the gain of the preamplifier will be reduced
( $\mathrm{G}=2 \cdot \mathrm{~V}$ threshold/Vin) to maintain at steady state the output voltage equal $2^{*} \mid$ Vthreshold|.
Instead in the other region the compressor will be off $(G=5)$.
The delimitation line between the two fields can be related to the output voltage of the preamplifier: in this case the formula is :

$$
V_{\text {out }}=2 \cdot(\mid \text { Vthreshold } \mid+200 \mathrm{mV})
$$

Figure 1. Compressor activation field


The relative attenuation introduced by the variable gain cell is the following :

$$
\text { Attenuation }=20 \log _{\frac{2}{5}}^{2} \cdot \frac{\left(\left|\mathrm{~V}_{\mathrm{th}}\right|+200 \mathrm{mV}\right)}{\mathrm{V}_{\text {in_peak }}}
$$

The total gain of the stage will be:

$$
\text { Gdb }=20 \log 5+\text { Attenuation }
$$

The maximum input swing is related to the value of input resistor, to guarantee that the input current remain under lin_Max value ( 1 mA ).

$$
\mathrm{R}_{\mathrm{i}}>\frac{\mathrm{V}_{\text {in_peak }}}{\mathrm{I}_{\text {in_max }}}
$$

Figure 2. Compressor attenuation vs. input amplitude


## ABSOLUTE VALUE BLOCK

The absolute value block rectifies the signal after the compression to extract the control voltage for the external digital converter. The output voltage swing is internally limited, the gain is internally fixed to 14.
The input impedance of the rectifier is very high, to allow the appropriate filtering of the audio signal before the rectification (between Out_pre and Trk pins).

## OUTPUT BRIDGE

The Output bridge amplifier makes the single-ended to Differential conversion of the Audio signal using two power amplifiers, one in non-inverting configuration with gain equal to 2 and the other in inverting configuration with unity gain. To guarantee the high input impedance at the input pins, Pwr_Inp1 and Pwr_Inp2, the second amplifier stages are driven by the output of the first stages respectively.

## POWER PROTECTION

To protect the output transistors of the power bridge a power detector is implemented (fig 3).
The current flowing in the power bridge and trough the series resistor Rsense is measured reading the voltage drop between CD+1 and CD+. In the same time the voltage drop on the relevant power (Vds) is internally measured. These two voltages are converted in current and multiplied: the resulting current, Ipd, is proportional to the instantaneous dissipated power on the relevant output transistor. The current Ipd is compared with the reference current Ipda, if bigger (dissipated power > 32W) a current, Iprot, is supplied to the Protection pin. The aim of the current lprot is to reduce the reference voltage for the digital converter supplying the power stage of the chip, and than to reduce the dissipated power. The response time of the system must be less than $200 \mu \mathrm{Sec}$ to have an effective protection. As further protection, when lpd reaches an higher threshold (when the dissipated value is higher then 60W) the chip is shut down, forcing low the Stby/Mute pin, and the turn on sequence is restarted.

Figure 3. Power Protection Block Diagram


In fig. 3 there is the power protection strategy pictures. Under the curve of the 32W power, the chip is in normal operation, over 60W the chip is forced in Standby. This last status would be reached if the digital converter does not respond quikly enough reducing the stress to less than 60W.
The fig. 4 gives the protection current, Iprot, behavior. The current sourced by the pin Prot follows the formula:

$$
\mathrm{I}_{\text {prot }} \equiv \frac{\left(\mathrm{P}_{\mathrm{d}}-\mathrm{P}_{\mathrm{d}_{2} \mathrm{av} \_ \text {th }}\right) \cdot 5 \cdot 10^{-4}}{1.25 \mathrm{~V}}
$$

for $\mathrm{P}_{\mathrm{d}}<\mathrm{P}_{\mathrm{d} \text { _av_t }}$ the $\mathrm{I}_{\text {prot }}=0$
Independently of the output voltage, the chip is also shut down in the folowing conditions:
When the currentthrough the sensing resistor, $R_{\text {sense }}$, reaches 7 A (Voltage drop ( $C D+$ ) $-(C D+1)=700 \mathrm{mV}$ ).
When the average junction temperature of the chip reaches $150^{\circ} \mathrm{C}$.
When the ground potential differ from more than 5 V from the half of the power supply voltage, ((CD+)-(CD-))/2
When the sum of the supply voltage |Vs+| + |Vs-| <20V
The output bridge is muted when the average junction temperature reaches $130^{\circ} \mathrm{C}$.

Figure 4. Power protection threshold


Figure 5. Protection current behaviour


Figure 6. Test Circuit for STA575 Stand-alone


EXTERNAL COMPONENTS (refer to fig. 6)

| Name | Function | Value | Formula |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{Ri} \\ \mathrm{R} 1=\mathrm{R} 2 \end{gathered}$ | Input resistor | $\begin{gathered} 10 \mathrm{~K} \Omega \\ (\|\mathrm{G}\|=5, \mathrm{Rr}=50 \mathrm{~K} \Omega) \end{gathered}$ | $\mathrm{R}_{\mathrm{i}}=\frac{\mathrm{Rr}}{\|\mathrm{G}\|}$ |
| $\begin{gathered} \mathrm{Rr} \\ \mathrm{R} 3=\mathrm{R} 4 \end{gathered}$ | Feedback resistor | $\begin{gathered} 50 \mathrm{~K} \Omega \\ (\|\mathrm{G}\|=5, \mathrm{Ri}=10 \mathrm{~K} \Omega \end{gathered}$ | $\mathrm{Rr}=\|\mathrm{G}\| \cdot \mathrm{Rr}$ |
| $\begin{gathered} \mathrm{Cac} \\ \mathrm{C} 1=\mathrm{C} 2 \end{gathered}$ | AC Decoupling capacitor | $\begin{gathered} 100 \mathrm{nF} \\ (\mathrm{fp}=16 \mathrm{~Hz}, \\ \mathrm{Rac}=100 \mathrm{~K} \Omega) \end{gathered}$ | $\mathrm{Cac}=\frac{1}{2 \pi \cdot \mathrm{fp} \cdot \mathrm{Rac}}$ |
| $\begin{gathered} \mathrm{Cct} \\ \mathrm{C} 3=\mathrm{C} 4 \end{gathered}$ | Capacitor for the attack time | ```2.2\muF (Tattack = 13mSec, Vcontrol = 9V, Ict = 1.5mA)``` | $\text { Cct }=\operatorname{attack} \frac{\text { Ict }}{\text { Vcontrol }}$ |
| $R 5=R 6$ | Release constant time Resistor | $\begin{gathered} 470 \mathrm{~K} \Omega \\ (\mathrm{t}=1 \mathrm{Sec} ., \\ \mathrm{Cct}=2.2 \mu \mathrm{~F}) \end{gathered}$ | Rct $=\frac{\tau}{\mathrm{Cct}}$ |
| R7 = R8 | Resistor for tracking input voltage filter | $10 \mathrm{~K} \Omega$ |  |
| $\mathrm{R} 9=\mathrm{R} 10$ | Resistor for tracking input voltage filter | $56 \mathrm{~K} \Omega$ |  |
| $\mathrm{R} 11=\mathrm{R} 12$ | Resistor for tracking input voltage filter | $10 \mathrm{~K} \Omega$ |  |
| $\mathrm{C} 5=\mathrm{C} 6$ | Capacitor for Tracking input voltage filter | 1nF |  |
| $\mathrm{C} 7=\mathrm{C} 8$ | Dc decoupling capacitor | $1 \mu \mathrm{~F}$ |  |
| R13 | Bias Resistor for Stby/Mute function | $10 \mathrm{~K} \Omega$ |  |
| R14 | Stby/Mute constant time resistor | $30 \mathrm{~K} \Omega$ |  |
| R15 | Mute resistor | $30 \mathrm{~K} \Omega$ |  |
| C9 | Capacitor for Stby/Mute resistor | $2.2 \mu \mathrm{~F}$ |  |
| $\mathrm{R} 16=\mathrm{R} 17$ | Sensing resistor for SOA detector | $\begin{aligned} & 100 \mathrm{~m} \Omega \\ & 5 \% 4 \mathrm{~W} \end{aligned}$ |  |
| R18 | Conversion resistor for threshold voltage | $100 \mathrm{~K} \Omega$ |  |
| C10 = C11 | Power supply filter capacitor | 100nF |  |
| R22 $=$ R24 | Centering resistor | $400 \Omega$, 1W |  |
| $\mathrm{C} 12=\mathrm{C} 13$ | Tracking rail power supply filter | 680 nF |  |
| R19 | Protection | $1 \mathrm{~K} \Omega$ |  |
| R20 | TRK_out | $40 \mathrm{~K} \Omega$ |  |
| $\mathrm{C} 14=\mathrm{C} 15$ | Power supply filter capacitor | $470 \mu \mathrm{~F}, 63 \mathrm{~V}$ |  |
| C16 = C17 | Feedback capacitor | 100pF |  |
| D1 | Schottky diode | SB360 |  |

Note: Vcontrol is the voltage at Att_Rel pin.

## APPLICATION HINTS (refer to fig. 6)

## PREAMPLIFIER AND COMPRESSOR

In the test circuit showed in figure $6, R_{1} / R_{3}$ (or $R_{2} / R_{4}$ ) ratio fix the gain of the preamplifier.
If the input signal is very low, is possible to increase the gain fixing the product $\operatorname{Vin} * \mathrm{G}=$ cost.
In that case is possible to increase $G$ decreasing $R_{1,2}$ from $10 K \Omega$ until $2 K \Omega$ without relevant effetcs on the circuitbehavior and remaining in the operating range $l_{\text {in_max }}=V_{\text {in_max }} / R_{1(2),<1 m A}$.
So it is possible to increase the preamplifier gain until 25.
If no compression is present (equivalnt compressor $\mathrm{Gm}=0$ ), the effects are:

- The output voltage offset increase
- The SNR decrease

The following table shows these variations:

| $\mathbf{R}_{1,2}$ | $\mathbf{V}_{\text {IN MAX }}$ | $\mathbf{G}$ | V OFFSET | EN |
| :---: | :---: | :---: | :---: | :---: |
| $10 \mathrm{~K} \Omega$ | 8 V | 5 | 15 mV | $10 \mu \mathrm{~V}$ |
| $5 \mathrm{~K} \Omega$ | 4 V | 10 | 30 mV | $13 \mu \mathrm{~V}$ |
| $2 \mathrm{~K} \Omega$ | 1.6 V | 25 | 75 mV | $20 \mu \mathrm{~V}$ |

$R_{3(4)}=50 \mathrm{~K} \Omega$ and all the other external components are the same
Attenuation $=0 \mathrm{~dB}$
If the compression is active the circuit behaviour is the same.
It"s also possible to eliminate the compressor. In this case the ATT_REL ( 1,2 ) pin must be connected to gnd.

## STBY-MUTE CIRCUIT

In the suggested application circuit (figure 6), the resistor for Standby/Mute function $\left(\mathrm{R}_{13}\right)$ is connected between the Standby/Mute switches and 5V Supply.
It is possible to connect the resistor to another Supply Voltage level $\mathrm{V}_{\mathrm{L}}$, but in that case also the resistor value $\left(R_{13,14}\right)$ must be changed according to the following formula (fixing $\mathrm{V}_{\text {STBY/MUTE }}=2.5 \mathrm{~V}$ and $\mathrm{R}_{15}=10 \mathrm{~K} \Omega$ ):

$$
\begin{aligned}
& R_{13}=\left(4 \cdot V_{L}-10\right) K \Omega \\
& R_{14}=\left(4 \cdot V_{L}+10\right) K \Omega
\end{aligned}
$$

## HEADROOM

In the suggested application circuit the supply voltage to obtain 75 W (Power Output) on $8 \Omega$ ( $\mathrm{R}_{\text {load }}$ ) is:

$$
\mathrm{V}_{\text {supply }}=\Delta \mathrm{V}+\mathrm{I}_{\mathrm{L}, \mathrm{MAX}} \cdot \mathrm{R}_{\mathrm{DSon}}
$$

It is also possible to increase the system's efficiency forcing the headroom to follow the output signal (variable drop insteadof a constant drop).
In that case:

$$
V_{\text {supply }}=\Delta V+I_{L}(V) \cdot R_{D S o n}
$$

Figure 7. BASH® module SAM351 5.1 with $2 \times$ STA575 (see application note AN1656)


## Power - On-Off sequences:

In order to avoid damages to the SAM261 board it is important to follow these sequences:
At Power-On apply in the first the Auxiliary Power Supply ( $\mathbf{2 4 V}$ ) and after the Main Power Supply (+50V), in this condition the system is in "Mute state" and it can move in "play state" with the switch present on the pcb.
At Power-Off is better to bring the SAM module in "Mute state" and after that to follow this order: switchoff the Main Supply Voltage (+50V) and subsequently the Auxiliary Power Supply. ( $\mathbf{\pm} 24 \mathrm{~V}$ ).

## System Description \& Operating Rules

SAM351 is a BASH® 5.1 amplifier ( $6 \times 100 \mathrm{~W}$ ) implementation utilizing the STA575 Integrated Circuit.
Specifically designed for multi-channel implementation in DVD - HTIB systems, Multi-Media systems, AV Receivers.
SAM351 is dimensioned to provide the maximum Output Power (THD=10 \%) on two channels and instantaneously and $1 / 3$ max Pout on the remaining Outputs, or $1 / 8$ of max Pout continuous; this rule is important to define the main Power Supply size ( +50 V ).

## Buck Regulator Description

The function of the buck regulator is to convert efficiently an input voltage to a lower voltage by adjusting the ratio of the switching transistor's on-time to off-time. The resulting waveform is averaged by the output filter to recover an analog signal.
In the BASH amplifier this output is in effect split in half by centering it on the audio ground to provide CD+ and CD- rails.

To avoid the need for a high side driver for the transistor switch in the buck regulator the buck circuit recommended has the switch in the return path. Hence the gate drive circuit (part of the STPB01) is referenced to the negative return of the main supply that provides power for the buck regulator.

## Interfacing STA575 to STPB01 (Feedback circuit)

This circuit produces a control signal current that is fed back to the STPB01 digital controller. The network used in this example compares the track signal (STA575 track out) to a fixed ratio of buck regulator's output (CD+) using a transistor. This method is effective because the controller's reference is the negative of the main DC supply, which is not referenced to audio ground.

The tracking signal is generated inside the STA575 (track out) by taking the absolute value of the pre-amp's output. The outputs of each channel and of each STA575 are then tied together in a diode-oring arrangement. This means that the highest of any given output is the output that determines the tracking signal.
The absolute value circuit inside the STA575 has gain. This makes it possible to use an RC network and a resistor divider to create a phase shift in the tracking signal at higher frequencies. This is also useful in optimizing the alignment of the buck regulator's output with the output signal of the bridge amplifier at high frequency
This circuit first converts the buck switch current to a peak voltage. The control current is then converted to a voltage (using a resistor) and added to the peak voltage. By doing this, the buck is better able to maintain the desired headroom over a wide load range and output level.

## Centering Network for CD+ \& CD- Rails

The power rail of a bridge amplifier has no current flowing through the ground node, as the load is not connected to ground. However there are several different small sources of dynamic and continuos ground currents flowing from either CD+ or CD- to support the function of various things such as the control signal to the STABP01 controller.
The centering network prevents these currents from shifting the CD+/- rails away from center i.e. away from a symmetric split of the buck's output about ground. This is critical, even a small centering error requires an increase in headroom which results in a significant drop in output losses. In its simplest form the centering network could be a resistor divider from CD+ to CD- with its center tied to ground.
As long as the impedance is low enough (for example 200 ohms) this will swamp the smaller offset currents. It is helpful to put this kind of passive network on the board with the STA575 devices to help when testing this board on its own.

## Power Amplifier Heatsink requirements

The heatsink requirements are dependent on several design goals. However there are two common references: Pink noise at $1 / 8$ of full power, all channels loaded. This would approximate a system with all channels reproducing music at full volume with clipping occurring only occasionally. The second would be full power at 1 kHz for 5 minutes after a one hour pre-soak at $1 / 8$ power.
The worse of these two is the full power test. A conservative approach is to assume that the heatsink would come to thermal equilibrium after 5 minutes. Thus the Rth of the heatsink can be determined by:

$$
R_{\text {th heatsink }}=\frac{T_{j \max }-T_{a m b}}{P_{d}}-R_{\text {th-j case }}-R_{\text {th case to heatsink }}
$$

For example in the STA575 the Rth jc is $1^{\circ} \mathrm{C} / \mathrm{W}$. R case-to-heatsink with grease is about $0.5^{\circ} \mathrm{C} / \mathrm{W}$. The maximum operating junction temperature is $130^{\circ} \mathrm{C}$, which for margin should be derated to $120^{\circ} \mathrm{C}$

## Buck Regulator Heatsink

The Buck regulator heatsink can be designed in a similar manner and does not change by varying power supply. In general the efficiency will be in the order of $85 \%$. The thermal impedances from the junction(s) to the heatsink may be lower and the maximum operating temperature will be higher.
Usually either the sub or the remaining channels are tested at full power. The result is that usually the Buck heatsink is about $1 / 4$ the size of the linear heatsink, but this can be strongly affected by the design.

Figure 8. PCBs AND COMPONENTS LAYOUT


## SAM261 Specification

| Parameter | Rating | Notes |
| :--- | :--- | :--- |
| Output Power | 100 Watts @ $10 \%-6 \Omega$ | see graphs |
| THD + N | $<0.05 \% ~ @ ~ 40 ~ W a t t s ~$ <br> $<0.05 \% ~ @ ~ 75 ~ W a t t s ~$ | Measured @ 1KHZ |
| SNR | -104 dB (relative to full power) <br> -113 dB (A-weighted) |  |
| Sensitivity | 1.3 VRMS | Amplifier |
| Crosstalk | -76 dB (relative to10W) | 1 KHz 8 Ohms, |
| Main Power Supply Inputs | 60Volts @ 4 Amps | Maximum Voltage is 60 V <br> Minimum Voltage is 50V |
| Aux Power Supply Inputs | +24 Volts @ 100mA <br> -24 Volts @ 100mA | Vs supply |
| Input Board | 1.3 VRMS | Suplied to facilitate testing |

Figure 9. THD +N FR Channel


Figure 10. THD + N Frequency


Figure 11. Residual Noise vs. Frequency


Figure 12. Frequency Response


Figure 13. APPICATION BLOCK DIAGRAM


| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 4.45 | 4.50 | 4.65 | 0.175 | 0.177 | 0.183 |
| B | 1.80 | 1.90 | 2.00 | 0.070 | 0.074 | 0.079 |
| C |  | 1.40 |  |  | 0.055 |  |
| D | 0.75 | 0.90 | 1.05 | 0.029 | 0.035 | 0.041 |
| E | 0.37 | 0.39 | 0.42 | 0.014 | 0.015 | 0.016 |
| F (1) |  |  | 0.57 |  |  | 0.022 |
| G | 0.80 | 1.00 | 1.20 | 0.031 | 0.040 | 0.047 |
| G1 | 25.75 | 26.00 | 26.25 | 1.014 | 1.023 | 1.033 |
| H (2) | 28.90 | 29.23 | 29.30 | 1.139 | 1.150 | 1.153 |
| H1 |  | 17.00 |  |  | 0.669 |  |
| H2 |  | 12.80 |  |  | 0.503 |  |
| H3 |  | 0.80 |  |  | 0.031 |  |
| L (2) | 22.07 | 22.47 | 22.87 | 0.869 | 0.884 | 0.904 |
| L1 | 18.57 | 18.97 | 19.37 | 0.731 | 0.747 | 0.762 |
| L2 (2) | 15.50 | 15.70 | 15.90 | 0.610 | 0.618 | 0.626 |
| L3 | 7.70 | 7.85 | 7.95 | 0.303 | 0.309 | 0.313 |
| L4 |  | 5 |  |  | 0.197 |  |
| L5 |  | 3.5 |  |  | 0.138 |  |
| M | 3.70 | 4.00 | 4.30 | 0.145 | 0.157 | 0.169 |
| M1 | 3.60 | 4.00 | 4.40 | 0.142 | 0.157 | 0.173 |
| N |  | 2.20 |  |  | 0.086 |  |
| O |  | 2 |  |  | 0.079 |  |
| R |  | 1.70 |  |  | 0.067 |  |
| R1 |  | 0.5 |  |  | 0.02 |  |
| R2 |  | 0.3 |  |  | 0.12 |  |
| R3 |  | 1.25 |  |  | 0.049 |  |
| R4 |  | 0.50 |  |  | 0.019 |  |
| V | $5^{\circ}$ (Typ.) |  |  |  |  |  |
| V1 | $3^{\circ}$ (Typ.) |  |  |  |  |  |
| V2 | 20 (Typ.) |  |  |  |  |  |
| V3 | $45^{\circ}$ (Typ.) |  |  |  |  |  |



Flexiwatt27 (vertical)
(1): dam-bar protusion not included
(2): molding protusion included


Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics - All Rights Reserved
EASEMIIIIIN is the registered trademark and patented technology of INDIGO manufacturing inc.
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com

