

N-CHANNEL 550V @ Tjmax - 0.20Ω - 20A TO-247 MDmesh™ MOSFET

TYPE	V _{DSS} (@Tjmax)	R _{DS(on)}	I _D
STW20NM50	550V	< 0.25Ω	20 A


- TYPICAL $R_{DS}(on) = 0.20\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS


DESCRIPTION

The MDmesh[™] is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH[™] horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh[™] family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.





Symbol	Parameter	Value	Unit
V _{GS}	Gate- source Voltage	±30	V
Ι _D	Drain Current (continuous) at T _C = 25°C	20	А
Ι _D	Drain Current (continuous) at T _C = 100°C	12.6	А
I _{DM} (•)	Drain Current (pulsed)	80	А
Ртот	Total Dissipation at T _C = 25°C	214	W
	Derating Factor	1.44	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

ABSOLUTE MAXIMUM RATINGS

(•)Pulse width limited by safe operating area

(1) $I_{SD} \leq 20A$, di/dt $\leq 400A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

February 2004

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.585	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
ΤI	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	10	A
E_{AS} Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = 5 A, V _{DD} = 35 V)		650	mJ

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	500			V
I _{DSS}	Zero Gate Voltage	V _{DS} = Max Rating			1	μA
	Drain Current ($V_{GS} = 0$)	V_{DS} = Max Rating, T_{C} = 125 °C			100	μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 30V$			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 10A		0.20	0.25	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max,}$ $I_{D} = 10A$		10		S
Ciss	Input Capacitance	V_{DS} = 25V, f = 1 MHz, V_{GS} = 0		1480		pF
Coss	Output Capacitance			285		pF
C _{rss}	Reverse Transfer Capacitance			34		pF
C _{oss eq.} (2)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$		130		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.6		Ω

Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 250V, I _D = 10 A		24		ns
tr	Rise Time	$R_G = 4.7\Omega V_{GS} = 10 V$ (see test circuit, Figure 3)		16		ns
Qg	Total Gate Charge	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 20 \text{ A},$		40	56	nC
Qgs	Gate-Source Charge	V _{GS} = 10 V		13		nC
Q _{gd}	Gate-Drain Charge			19		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{r(Voff)}	Off-voltage Rise Time	$V_{DD} = 400 \text{ V}, I_D = 20 \text{ A},$		9		ns
t _f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10 V$ (see test circuit, Figure 5)		8.5		ns
t _c	Cross-over Time			23		ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				20	А
I _{SDM} (2)	Source-drain Current (pulsed)				80	А
V _{SD} (1)	Forward On Voltage	$I_{SD} = 20 \text{ A}, V_{GS} = 0$			1.5	V
t _{rr} Q _{rr} I _{rrm}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 20 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,} \\ V_{DD} &= 100 \text{ V, } \text{T}_{\text{j}} = 25^{\circ}\text{C} \\ (\text{see test circuit, Figure 5}) \end{split}$		350 4.6 26		ns μC Α
t _{rr} Q _{rr} I _{rrm}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 20 \text{ A, } \text{di/dt} = 100 \text{ A/}\mu\text{s,} \\ V_{DD} &= 100 \text{ V, } \text{T}_{\text{j}} = 150^{\circ}\text{C} \\ \text{(see test circuit, Figure 5)} \end{split}$		435 5.9 27		ns µC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.2. Pulse width limited by safe operating area.


Safe Operating Area




Thermal Impedance




Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage




Transfer Characteristics




Static Drain-source On Resistance




Capacitance Variations



4/8










Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-247 MECH	ANICAL DATA
-------------	-------------

DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.85		5.15	0.19		0.20
D	2.20		2.60	0.08		0.10
Е	0.40		0.80	0.015		0.03
F	1		1.40	0.04		0.05
F1		3			0.11	
F2		2			0.07	
F3	2		2.40	0.07		0.09
F4	3		3.40	0.11		0.13
G		10.90			0.43	
Н	15.45		15.75	0.60		0.62
L	19.85		20.15	0.78		0.79
L1	3.70		4.30	0.14		0.17
L2		18.50			0.72	
L3	14.20		14.80	0.56		0.58
L4		34.60			1.36	
L5		5.50			0.21	
М	2		3	0.07		0.11
V		5°			5°	
V2	,	60°			60°	
Dia	3.55		3.65	0.14		0.143



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from consequences of use of such information nor for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patents of sTMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com