


### **Vishay Siliconix**

# **Power MOSFET**

PRODUCT SUMMARY					
$V_{DS}$ (V) at $T_{J}$ max.	560				
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V 0.38				
Q <sub>g</sub> (Max.) (nC)	68				
Q <sub>gs</sub> (nC)	17.6				
Q <sub>gd</sub> (nC)	21.8				
Configuration	Single				



### N-Channel MOSFET

### **FEATURES**

- Low Figure-of-Merit Ron x Qg
- 100 % Avalanche Tested
- Gate Charge Improved
- T<sub>rr</sub>/Q<sub>rr</sub> Improved
- Compliant to RoHS Directive 2002/95/EC

#### Note

\* Pb containing terminations are not RoHS compliant, exemptions may apply

ORDERING INFORMATION					
Package	TO-220 FULLPAK				
	SiHP16N50C-E3	SiHB16N50C-E3	SiHF16N50C-E3		
Lead (Pb)-free	-	SiHB16N50CTR-E3	-		
	-	SiHB16N50CTL-E3	-		

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_c = 25 \text{ °C}$ , unless otherwise noted)					
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	500	V
Gate-Source Voltage			V <sub>GS</sub>	± 30	v
Continuous Drain Current (T, = 150 °C) <sup>a</sup>	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C	- I <sub>D</sub>	16	
Continuous Drain Current $(1) = 150^{-1}$		T <sub>C</sub> = 100 °C		10	А
Pulsed Drain Current <sup>c</sup>			I <sub>DM</sub>	40	
Linear Derating Factor				2	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	320	mJ
Maximum Power Dissipation	TO220-AB, D <sup>2</sup> PAK (TO-263)		PD	250	w
	TO-220 FULLPAK		гD	38	vv
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	℃
Soldering Recommendations (Peak Temperature) <sup>d</sup> for 10 s				300	

Notes

a. Limited by maximum junction temperature.

b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 2.5 mH,  $R_g$  = 25  $\Omega,~I_{AS}$  = 16 A.

c. Repetitive rating; pulse width limited by maximum junction temperature.

d. 1.6 mm from case.





www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TO220-AB D <sup>2</sup> PAK (TO-263)	TO-220 FULLPAK	UNIT		
Maximum Junction-to-Ambient	R <sub>thJA</sub>	62	65			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	0.5	3.3	°C/W		
Junction-to-Ambient (PCB mount) <sup>a</sup>	R <sub>thJA</sub>	40	-			

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		•					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	V, I <sub>D</sub> = 250 μA	500	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference t	o 25 °C, I <sub>D</sub> = 1 mA	-	0.6	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	$V_{DS} = V_{OS}$	<sub>GS</sub> , I <sub>D</sub> = 250 µA	3.0	-	5.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	<sub>S</sub> = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 50	$V_{DS} = 500 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	50	
Zero Gale voltage Drain Current	IDSS	V <sub>DS</sub> = 400 V, V	/ <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A	-	0.31	0.38	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> =	50 V, I <sub>D</sub> = 3 A	-	3	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V	<sub>GS</sub> = 0 V,	-	1900	-	pF
Output Capacitance	C <sub>oss</sub>	V	$_{\rm OS} = 25  {\rm V},$	-	230	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	f =	= 1.0 MHz	-	24	-	
Total Gate Charge	Qg			-	45	68	
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 10 V$	$V_{GS} = 10 \text{ V}$ $I_D = 16 \text{ A}, \text{ V}_{DS} = 400 \text{ V}$		18	-	nC
Gate-Drain Charge	Q <sub>gd</sub>	1   [		-	22	-	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 16 A,		-	27	-	- ns
Rise Time	t <sub>r</sub>			-	156	-	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>g</sub> = 9.1	$R_g = 9.1 \Omega, V_{GS} = 10 V$		29	-	
Fall Time	t <sub>f</sub>	1 1		-	31	-	
Gate Input Resistance	Rg	f = 1 MHz, open drain		-	1.6	-	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	16	
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	30	A
Body Diode Voltage	V <sub>SD</sub>	$T_{J} = 25 \text{ °C}, I_{S} = 10 \text{ A}, V_{GS} = 0 \text{ V}$		-	-	1.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 \text{ °C}, I_F = I_S, dl/dt = 100 \text{ A/}\mu\text{s}, V_R = 20 \text{ V}$		-	555	-	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	5.5	-	μC
Body Diode Reverse Recovery Current	I <sub>RRM</sub>			-	18	-	Α

#### Note

• The information shown here is a preliminary product proposal, not a commercial product data sheet. Vishay Siliconix is not committed to produce this or any similar product. This information should not be used for design purposes, nor construed as an offer to furnish or sell such products.



**Vishay Siliconix** 

### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics (TO-220)




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics (TO-220)

Fig. 4 - Normalized On-Resistance vs. Temperature



**Vishay Siliconix** 




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage







Fig. 8 - Maximum Safe Operating Area (TO-220AB, D<sup>2</sup>PAK)







S11-1116-Rev. B, 13-Jun-11

4



**Vishay Siliconix** 




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case (TO-220AB, D<sup>2</sup>PAK)




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case (TO-220 FULLPAK)

S11-1116-Rev. B, 13-Jun-11

5



Vishay Siliconix




Fig. 13a - Unclamped Inductive Test Circuit




Fig. 14a - Basic Gate Charge Waveform




Fig. 13b - Unclamped Inductive Waveforms





Fig. 14b - Gate Charge Test Circuit



### Vishay Siliconix



#### 1 Driver gate drive P.W. Period D =P.W. Period $V_{GS} = 10 V^a$ 2 D.U.T. I<sub>SD</sub> waveform Reverse recovery Body diode forward current current dl/dt 3 D.U.T. V<sub>DS</sub> waveform Diode recovery dV/dt V<sub>DD</sub> **Re-applied** voltage Body diode forward drop 4 Inductor current $I_{SD}$ Ripple $\leq$ 5 %

Note

a.  $V_{GS} = 5$  V for logic level devices


Fig. 15 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91401">www.vishay.com/ppg?91401</a>.

S11-1116-Rev. B, 13-Jun-11



TO-220-1




www.vishay.com

**VISHAY** 

DIM.	MILLIM	IETERS	INCHES		
DIN.	MIN. MAX.		MIN.	MAX.	
А	4.14	4.70	0.163	0.185	
b	0.69	1.02	0.027	0.040	
b(1)	1.14	1.78	0.045	0.070	
С	0.36	0.61	0.014	0.024	
D	14.32	15.86	0.564	0.624	
E	9.96	10.52	0.392	0.414	
е	2.41	2.67	0.095	0.105	
e(1)	4.88	5.28	0.192	0.208	
F	0.51	1.40	0.020	0.055	
H(1)	6.10	6.70	0.240	0.264	
J(1)	2.41	2.92	0.095	0.115	
L	13.36	14.40	0.526	0.567	
L(1)	3.33	4.05	0.131	0.159	
ØΡ	3.53	3.94	0.139	0.155	
Q	2.54	3.00	0.100	0.118	
ECN: X15-0 DWG: 6031	0339-Rev. B,	02-Nov-15			

Note

-  $M^{\star}$  = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM



THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

1



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.