

PIC24FV32KA304 Data Sheet

20/28/44/48-Pin, General Purpose, 16-Bit Flash Microcontrollers with XLP Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-079-0

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



20/28/44/48-Pin, General Purpose, 16-Bit Flash Microcontrollers with XLP Technology

Power Management Modes:

- Run CPU, Flash, SRAM and Peripherals On
- Doze CPU Clock Runs Slower than Peripherals
- Idle CPU Off, Flash, SRAM and Peripherals On
- Sleep CPU, Flash and Peripherals Off and SRAM on
- Deep Sleep CPU, Flash, SRAM and Most Peripherals Off: Multiple Autonomous Wake-up Sources
- Low-Power Consumption:
 - Run mode currents down to 8 µA, typical
 - Idle mode currents down to 2.2 µA, typical
 - Deep Sleep mode currents down to 20 nA, typical
 - Real-Time Clock/Calendar currents down to 700 nA, 32 kHz, 1.8V
 - Watchdog Timer 500 nA, 1.8V typical

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 4x PLL Option and Multiple Divide Options
- 17-Bit by 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider 16-Bit x 16-Bit Working Register Array
- · C Compiler Optimized Instruction Set Architecture

Peripheral Features:

- Hardware Real-Time Clock and Calendar (RTCC):
 - Provides clock, calendar and alarm functions
 - Can run in Deep Sleep mode
- Can use 50/60 Hz power line input as clock source
- Programmable 32-bit Cyclic Redundancy Check (CRC)
- Multiple Serial Communication modules:
 - Two 3-/4-wire SPI modules
 - Two I²C[™] modules with multi-master/slave support
 - Two UART modules supporting RS-485, RS-232, LIN/J2602, IrDA $^{\ensuremath{\mathbb{R}}}$
- Five 16-Bit Timers/Counters with Programmable Prescaler:
 - Can be paired as 32-bit timers/counters
- Three 16-Bit Capture Inputs with Dedicated Timers
- Three 16-Bit Compare/PWM Output with Dedicated Timers
- Configurable Open-Drain Outputs on Digital I/O Pins
- Up to Three External Interrupt Sources

Analog Features:

- 12-Bit, up to 16-Channel Analog-to-Digital Converter:
 - 100 ksps conversion rate
 - Conversion available during Sleep and Idle
 - Auto-sampling timer-based option for Sleep and Idle modes
 - Wake on auto-compare option
- Dual Rail-to-Rail Analog Comparators with Programmable Input/Output Configuration
- On-Chip Voltage Reference
- Internal Temperature Sensor
 - Charge Time Measurement Unit (CTMU):
 - Used for capacitance sensing, 16 channels
 - Time measurement, down to 200 ps resolution
 - Delay/pulse generation, down to 1 ns resolution

Special Microcontroller Features:

- Wide Operating Voltage Range:
 - 1.8V to 3.6V (PIC24F devices)
 - 2.0V to 5.5V (PIC24FV devices)
- · Low Power Wake-up Sources and Supervisors:
 - Ultra-Low Power Wake-up (ULPWU) for Sleep/Deep Sleep
 - Low-Power Watchdog Timer (DSWDT) for Deep Sleep
 - Extreme Low-Power Brown-out Reset (DSBOR) for Deep Sleep, LPBOR for all other modes
- System Frequency Range Declaration bits:
 Declaring the frequency range optimizes the current consumption.
- Standard Watchdog Timer (WDT) with On-Chip, Low-Power RC Oscillator for Reliable Operation
- Programmable High/Low-Voltage Detect (HLVD)
- Standard Brown-out Reset (BOR) with 3 Programmable Trip Points that can be Disabled in Sleep
- · High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Flash Program Memory:
 - Erase/write cycles: 10,000 minimum
 - 40 years' data retention minimum
- Data EEPROM:
 - Erase/write cycles: 100,000 minimum
- 40 years' data retention minimum
- · Fail-Safe Clock Monitor
- Programmable Reference Clock Output
- Self-Programmable under Software Control
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Debug (ICD) via 2 Pins

		N	lemory				٧				(ch)	rs	_	
PIC24F Device	Pins	Flash Program (bytes)	SRAM (bytes)	EE Data (bytes)	Timers 16-Bit	Capture Input	Compare/PWM Output	UART w/ IrDA [®]	IdS	I²С⊤м	12-Bit A/D (Comparators	CTMU (ch)	RTCC
PIC24FV16KA301 /PIC24F16KA301	20	16K	2K	512	5	3	3	2	2	2	12	3	12	Y
PIC24FV32KA301 /PIC24F32KA301	20	32K	2K	512	5	3	3	2	2	2	12	3	12	Y
PIC24FV16KA302 /PIC24F16KA302	28	16K	2K	512	5	3	3	2	2	2	13	3	13	Y
PIC24FV32KA302 /PIC24F32KA302	28	32K	2K	512	5	3	3	2	2	2	13	3	13	Y
PIC24FV16KA304 /PIC24F16KA304	44	16K	2K	512	5	3	3	2	2	2	16	3	16	Y
PIC24FV32KA304 /PIC24F32KA304	44	32K	2K	512	5	3	3	2	2	2	16	3	16	Y

Pin Diagrams


20	D-Pin SPDIP/SSOP/SOIC ⁽¹⁾ MCLR/RA5 [1 RA0 [2 RA1 [3 RB0 [4 RB1 [5 RB2 [6 RA2 [7 RA3 [8 RB4 [9 RA4 [10]	20 VDD 19 VSS 18 RB15 17 RB14 16 RB13 15 RB12 14 RA6 or VCAP 13 RB9 12 RB8 11 RB7
Pin	Pin Fe	eatures
	PIC24FVXXKA301	PIC24FXXKA301
1	MCLR/Vpp/RA5	MCLR/VPP/RA5
2	PGEC2/VREF+/CVREF+/AN0/C3INC/SCK2/CN2/RA0	PGEC2/VREF+/CVREF+/AN0/C3INC/SCK2/CN2/RA0
3	PGED2/CVREF-/VREF-/AN1/SDO2/CN3/RA1	PGED2/CVREF-/VREF-/AN1/SDO2/CN3/RA1
4	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/SDI2/ OC2/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/SDI2/ OC2/CN4/RB0
5	PGEC1/AN3/C1INC/C2INA/U2RX/OC3/CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/OC3/CTED12/CN5/RB1
6	AN4/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2	AN4/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
7	OSCI/AN13/C1INB/C2IND/CLKI/CN30/RA2	OSCI/AN13/C1INB/C2IND/CLKI/CN30/RA2
8	OSCO/AN14/C1INA/C2INC/CLKO/CN29/RA3	OSCO/AN14/C1INA/C2INC/CLKO/CN29/RA3
9	PGED3/SOSCI/AN15/U2RTS/CN1/RB4	PGED3/SOSCI/AN15/U2RTS/CN1/RB4
10	PGEC3/SOSCO/SCLKI/U2CTS/CN0/RA4	PGEC3/SOSCO/SCLKI/U2CTS/CN0/RA4
11	U1TX/C2OUT/OC1/IC1/CTED1/INT0/CN23/RB7	U1TX/INT0/CN23/RB7
12	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8
13	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9
14	VCAP	C2OUT/OC1/IC1/CTED1/INT2/CN8/RA6
15	AN12/LVDIN/SCK1/SS2/IC3/CTED2/INT2/CN14/RB12	AN12/LVDIN/SCK1/SS2/IC3/CTED2/CN14/RB12
16	AN11/SDO1/OCFB/CTPLS/CN13/RB13	AN11/SDO1/OCFB/CTPLS/CN13/RB13
17	CVREF/AN10/C3INB/RTCC/SDI1/C1OUT/OCFA/CTED5/INT1/ CN12/RB14	CVREF/AN10/C3INB/RTCC/SDI1/C10UT/OCFA/CTED5/INT1/ CN12/RB14
18	AN9/C3INA/SCL2/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15	AN9/C3INA/SCL2/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
19	Vss/AVss	Vss/AVss
20	Vdd/AVdd	Vdd/AVdd

Legend: Pin numbers in **bold** indicate pin function differences between PIC24FV and PIC24F devices.

Note 1: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant.

Pin Diagrams

28-Pin SPDIP/SSOP/SOIC^(1,2)



	Pin Fea	atures
Pin	PIC24FVXXKA302	PIC24FXXKA302
1	MCLR/Vpp/RA5	MCLR/Vpp/RA5
2	VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0	VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0
3	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1
4	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0
5	PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1
6	AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
7	AN5/C1INA/C2INC/SCL2/CN7/RB3	AN5/C1INA/C2INC/SCL2/CN7/RB3
8	Vss	Vss
9	OSCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2
10	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3
11	SOSCI/AN15/U2RTS/CN1/RB4	SOSCI/AN15/U2RTS/CN1/RB4
12	SOSCO/SCLKI/U2CTS/CN0/RA4	SOSCO/SCLKI/U2CTS/CN0/RA4
13	VDD	VDD
14	PGED3/ASDA ⁽¹⁾ /SCK2/CN27/RB5	PGED3/ASDA ⁽¹⁾ /SCK2/CN27/RB5
15	PGEC3/ASCL ⁽¹⁾ /SDO2/CN24/RB6	PGEC3/ASCL ⁽¹⁾ /SDO2/CN24/RB6
16	U1TX/C2OUT/OC1/INT0/CN23/RB7	U1TX/INT0/CN23/RB7
17	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8
18	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9
19	SDI2/IC1/CTED3/CN9/RA7	SDI2/IC1/CTED3/CN9/RA7
20	VCAP	C2OUT/OC1/CTED1/INT2/CN8/RA6
21	PGED2/SDI1/OC3/CTED11/CN16/RB10	PGED2/SDI1/OC3/CTED11/CN16/RB10
22	PGEC2/SCK1/OC2/CTED9/CN15/RB11	PGEC2/SCK1/OC2/CTED9/CN15/RB11
23	AN12/LVDIN/SS2/IC3/CTED2/INT2/CN14/RB12	AN12/LVDIN/SS2/IC3/CTED2/CN14/RB12
24	AN11/SDO1/OCFB/CTPLS/CN13/RB13	AN11/SDO1/OCFB/CTPLS/CN13/RB13
25	CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/RB14	CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/ RB14
26	AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
27	Vss/AVss	Vss/AVss
28	Vdd/AVdd	Vdd/AVdd
-		

Legend:


Pin numbers in ${\rm bold}$ indicate pin function differences between PIC24FV and PIC24F devices.

Note 1: Alternative multiplexing for SDA1(ASDA1) and SCL1 (ASCL1) when the I2CSEL Configuration bit is set.

2: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant

Pin Diagrams

Pin



1	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0
2	PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1
3	AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
4	AN5/C1INA/C2INC/SCL2/CN7/RB3	AN5/C1INA/C2INC/SCL2/CN7/RB3
5	Vss	Vss
6	OSCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2
7	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3
8	SOSCI/AN15/U2RTS/CN1/RB4	SOSCI/AN15/U2RTS/CN1/RB4
9	SOSCO/SCLKI/U2CTS/CN0/RA4	SOSCO/SCLKI/U2CTS/CN0/RA4
10	VDD	VDD
11	PGED3/ASDA1 ⁽²⁾ /SCK2/CN27/RB5	PGED3/ASDA1 ⁽²⁾ /SCK2/CN27/RB5
12	PGEC3/ASCL1 ⁽²⁾ /SDO2/CN24/RB6	PGEC3/ASCL1 ⁽²⁾ /SDO2/CN24/RB6
13	U1TX/C2OUT/OC1/INT0/CN23/RB7	U1TX/INT0/CN23/RB7
14	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8
15	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9
16	SDI2/IC1/CTED3/CN9/RA7	SDI2/IC1/CTED3/CN9/RA7
17	VCAP	C2OUT/OC1/CTED1/INT2/CN8/RA6
18	PGED2/SDI1/OC3/CTED11/CN16/RB10	PGED2/SDI1/OC3/CTED11/CN16/RB10
19	PGEC2/SCK1/OC2/CTED9/CN15/RB11	PGEC2/SCK1/OC2/CTED9/CN15/RB11
20	AN12/LVDIN/SS2/IC3/CTED2/INT2/CN14/RB12	AN12/LVDIN/SS2/IC3/CTED2/CN14/RB12
21	AN11/SDO1/OCFB/CTPLS/CN13/RB13	AN11/SDO1/OCFB/CTPLS/CN13/RB13
22	CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/ RB14	CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/ RB14
23	AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
24	Vss/AVss	Vss/AVss
25	Vdd/AVdd	Vdd/AVdd
26	MCLR/Vpp/RA5	MCLR/Vpp/RA5
27	VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0	VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0
28	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1

Legend: Pin numbers in **bold** indicate pin function differences between PIC24FV and PIC24F devices.

Note 1: Exposed pad on underside of device is connected to Vss.

2: Alternative multiplexing for SDA1 (ASDA1) and SCL1 (ASCL1) when the I2CSEL Configuration bit is set.

3: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant.

Pin Diagrams

			Pin Fe	eatures			
	44-Pin TQFP/QFN ^(1,2,3)	Pin	PIC24FVXXKA304	PIC24FXXKA304			
		1	SDA1/T1CK/U1RTS/CTED4/CN21/ RB9	SDA1/T1CK/U1RTS/CTED4/CN21/ RB9			
		2	U1RX/CN18/RC6	U1RX/CN18/RC6			
		3	U1TX/CN17/RC7	U1TX/CN17/RC7			
	RB8 RB7 VDD VDD VSS VSS RC3 RC3 RC3 RC3 RC3 RC3 RC3 RC3 RC3 RC3	4	OC2/CN20/RC8	OC2/CN20/RC8			
		5	IC2/CTED7/CN19/RC9	IC2/CTED7/CN19/RC9			
D	● 4 ♀ ♀ ♀ ♀ ♀ ⊗ ⊗ ⊗ ⊗ ⊗ ⊗ ⊗ ⊗ ⊗ 8 B9 ↓ 33 RB4	6	IC1/CTED3/CN9/RA7	IC1/CTED3/CN9/RA7			
	C6 2 32 RA8	7	VCAP	C2OUT/OC1/CTED1/INT2/CN8/RA6			
	C7 3 31 RA3	8	PGED2/SDI1/CTED11/CN16/RB10	PGED2/SDI1/CTED11/CN16/RB10			
	C8 4 30 RA2 C9 5 PIC24FVXXKA304 29 Vss	9	PGEC2/SCK1/CTED9/CN15/RB11	PGEC2/SCK1/CTED9/CN15/RB11			
RA6 or Vc	A7 6 28 VDD AP 7 PIC24FXXKA304 27 RC2	10	AN12/LVDIN/CTED2/INT2/CN14/ RB12	AN12/LVDIN/CTED2/CN14/RB12			
RB RB	10 8 26 RC1 311 9 25 RC0	11	AN11/SDO1/CTPLS/CN13/RB13	AN11/SDO1/CTPLS/CN13/RB13			
RB	12 10 24 RB3	12	OC3/CN35/RA10	OC3/CN35/RA10			
RB	13 11 23 RB2 <u><u><u><u></u></u></u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u>	13	IC3/CTED8/CN36/RA11	IC3/CTED8/CN36/RA11			
	A10 A11 B14 B15 VSS VSS VSS VSS RA1 RA1 RA1 RA1 RA1 RA1 RA1 RA1 RA1	14	CVREF/AN10/C3INB/RTCC/ C1OUT/OCFA/CTED5/INT1/CN12/ RB14	CVREF/AN10/C3INB/RTCC/ C1OUT/OCFA/CTED5/INT1/CN12/ RB14			
		15	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15			
		16	Vss/AVss	Vss/AVss			
		17	Vdd/AVdd	Vdd/AVdd			
		18	MCLR/Vpp/RA5	MCLR/VPP/RA5			
		19	VREF+/CVREF+/AN0/C3INC/ CTED1/CN2/RA0	VREF+/CVREF+/AN0/C3INC/CN2/ RA0			
		20	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1			
		21	PGED1/AN2/ULPWU/CTCMP/ C1IND/C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND/ C2INB/C3IND/U2TX/CN4/RB0			
		22	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1			
		23	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2			
		24	AN5/C1INA/C2INC/SCL2/CN7/ RB3	AN5/C1INA/C2INC/SCL2/CN7/RB3			
		25	AN6/CN32/RC0	AN6/CN32/RC0			
		26	AN7/CN31/RC1	AN7/CN31/RC1			
		27	AN8/CN10/RC2	AN8/CN10/RC2			
		28	VDD	VDD			
		29	Vss	Vss			
		30	OSCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2			
		31	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3			
		32	OCFB/CN33/RA8	OCFB/CN33/RA8			
Legend:	Pin numbers in bold indicate pin	33	SOSCI/AN15/U2RTS/CN1/RB4	SOSCI/AN15/U2RTS/CN1/RB4			
Legena.	function differences between	34	SOSCO/SCLKI/U2CTS/CN0/RA4	SOSCO/SCLKI/U2CTS/CN0/RA4			
	PIC24FV and PIC24F devices.	35	SS2/CN34/RA9	SS2/CN34/RA9			
Note 1:	Exposed pad on underside of device	36	SDI2/CN28/RC3	SDI2/CN28/RC3			
	is connected to Vss.	37	SDO2/CN25/RC4	SDO2/CN25/RC4			
2:	Alternative multiplexing for SDA1	38	SCK2/CN26/RC5	SCK2/CN26/RC5			
	(ASDA1) and SCL1 (ASCL1) when	39	Vss	Vss			
3:	the I2CSEL Configuration bit is set. PIC24F32KA304 device pins have a	40					
э.	maximum voltage of 3.6V and are not	41	PGED3/ASDA1 ⁽²⁾ /CN27/RB5	PGED3/ASDA1 ⁽²⁾ /CN27/RB5			
	5V tolerant.	42	PGEC3/ASCL1 ⁽²⁾ /CN24/RB6	PGEC3/ASCL1 ⁽²⁾ /CN24/RB6			
		43	INT0/CN23/RB7	INT0/CN23/RB7			
		44	SCL1/U1CTS/C3OUT/CTED10/ CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/ CN22/RB8			

Pin Diagrams

			Pin Feat	ures
	48-Pin UQFN ^(1,2,3)	Pin	PIC24FVXXKA304	PIC24FXXKA304
		1	SDA1/T1CK/U1RTS/CTED4/CN21/RB9	SDA1/T1CK/U1RTS/CTED4/CN21/ RB9
		2	U1RX/CN18/RC6	U1RX/CN18/RC6
	8 2 9 2 9 4 9 5 4 9 5 4	3	U1TX/CN17/RC7	U1TX/CN17/RC7
	RB8 RB6 RB6 RB6 VC5 VC5 RC5 RC3 RC3 RC3 RC3 RC3	4	OC2/CN20/RC8	OC2/CN20/RC8
E	▲ 48 48 48 48 48 48 48 48 48 48 48 48 48	5	IC2/CTED7/CN19/RC9	IC2/CTED7/CN19/RC9
RB9 🗌 RC6 🗌	36 RB4	6	IC1/CTED3/CN9/RA7	IC1/CTED3/CN9/RA7
RC7	3 34 RA3	7	VCAP	INT2/RA6
RC8 RC9		8	n/c	n/c
RA7		9	PGED2/SDI1/CTED11/CN16/RB10	PGED2/SDI1/CTED11/CN16/RB10
RA6 n/c		10	PGEC2/SCK1/CTED9/CN15/RB11	PGEC2/SCK1/CTED9/CN15/RB11
RB10	9 28 RC1	11	AN12/LVDIN/CTED2/INT2/CN14/RB12	AN12/LVDIN/CTED2/CN14/RB12
RB11 RB12	10 27 RC0 11 26 RB3	12	AN11/SDO1/CTPLS/CN13/RB13	AN11/SDO1/CTPLS/CN13/RB13
RB12 RB13	12 25 RB2	13	OC3/CN35/RA10	OC3/CN35/RA10
		14	IC3/CTED8/CN36/RA11	IC3/CTED8/CN36/RA11
	RA10 RA11 RB14 Vss/AVss VDD/AVD5 MCLRA5 RA1 RA12 RA12 RA12 RA12 RA12 RA12 RA12	15	CVREF/AN10/C3INB/RTCC/ C1OUT/OCFA/CTED5/INT1/CN12/RB14	CVREF/AN10/C3INB/RTCC/C1OUT OCFA/CTED5/INT1/CN12/RB14
	Vss MCLI	16	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15
		17	Vss/AVss	Vss/AVss
		18	VDD/AVDD	VDD/AVDD
		19	MCLR/RA5	MCLR/RA5
		20		
		21	VREF+/CVREF+/AN0/C3INC/ CTED1/CN2/RA0	VREF+/CVREF+/AN0/C3INC/ CTED1/CN2/RA0
		22	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1
		23	PGED1/AN2/ULPWU/CTCMP/C1IND/ C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IN C2INB/C3IND/U2TX/CN4/RB0
		24	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX CTED12/CN5/RB1
		25	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2
		26	AN5/C1INA/C2INC/SCL2/CN7/RB3	AN5/C1INA/C2INC/SCL2/CN7/RB
		27	AN6/CN32/RC0	AN6/CN32/RC0
		28	AN7/CN31/RC1	AN7/CN31/RC1
		29	AN8/CN10/RC2	AN8/CN10/RC2
		30	VDD	VDD
		31	Vss	Vss
		32		
		33	OSCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2
		34	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3
		35 36	OCFB/CN33/RA8 SOSCI/AN15/U2RTS/CN1/RB4	OCFB/CN33/RA8 SOSCI/AN15/U2RTS/CN1/RB4
		30	SOSCI/ANTS/02RTS/CN1/RB4	SOSCO/SCLKI/U2CTS/CN0/RA4
Legend:	Pin numbers in bold indicate pin func- tion differences between PIC24FV and	38	SS2/CN34/RA9	SS2/CN34/RA9
	PIC24F devices.	39	SDI2/CN28/RC3	SDI2/CN28/RC3
Note 1:	Exposed pad on underside of device is	40	SDO2/CN25/RC4	SDO2/CN25/RC4
	connected to Vss.	41	SCK2/CN26/RC5	SCK2/CN26/RC5
2:	Alternative multiplexing for SDA1	42	Vss	Vss
	(ASDA1) and SCL1 (ASCL1) when the	43	VDD	VDD
٥.	 I2CSEL Configuration bit is set. PIC24F32KA3XX device pins have a maximum voltage of 3.6V and are not 		n/c	n/c
3:			PGED3/ASDA1 ⁽²⁾ /CN27/RB5	PGED3/ASDA1 ⁽²⁾ /CN27/RB5
	5V tolerant.	46	PGEC3/ASCL1 ⁽²⁾ /CN24/RB6	PGEC3/ASCL1 ⁽²⁾ /CN24/RB6
		47	C2OUT/OC1/INT0/CN23/RB7	C2OUT/OC1/INT0/CN23/RB7
		48	SCL1/U1CTS/C3OUT/CTED10/ CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/ CN22/RB8

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	25
3.0	CPU	31
4.0	Memory Organization	37
5.0	Flash Program Memory	59
6.0	Data EEPROM Memory	67
7.0	Resets	73
8.0	Interrupt Controller	79
9.0	Oscillator Configuration	117
10.0	Power-Saving Features	127
11.0	I/O Ports	139
12.0	Timer1	143
13.0	Timer2/3 and Timer4/5	145
14.0	Input Capture with Dedicated Timers	151
15.0	Output Compare with Dedicated Timers	155
16.0	Serial Peripheral Interface (SPI)	165
17.0	Inter-Integrated Circuit™ (I ² C™)	
18.0	Universal Asynchronous Receiver Transmitter (UART)	181
19.0	Real-Time Clock and Calendar (RTCC)	
20.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	203
21.0	High/Low-Voltage Detect (HLVD)	209
22.0	12-Bit A/D Converter with Threshold Detect	211
23.0	Comparator Module	
24.0	Comparator Voltage Reference	229
25.0	Charge Time Measurement Unit (CTMU)	231
26.0	Special Features	239
27.0	Development Support	251
28.0	Instruction Set Summary	255
29.0	Electrical Characteristics	
	Packaging Information	
	andix A: Revision History	
Index	<	313
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
Prod	uct Identification System	319

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FV16KA301, PIC24F16KA301
- PIC24FV16KA302, PIC24F16KA302
- PIC24FV16KA304, PIC24F16KA304
- PIC24FV32KA301, PIC24F32KA301
- PIC24FV32KA302, PIC24F32KA302
- PIC24FV32KA304, PIC24F32KA304

The PIC24FV32KA304 family introduces a new line of extreme low-power Microchip devices. This is a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. This family also offers a new migration option for those high-performance applications, which may be outgrowing their 8-bit platforms, but do not require the numerical processing power of a digital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- · Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FV32KA304 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

- On-the-Fly Clock Switching: The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing users to incorporate power-saving ideas into their software designs.
- Doze Mode Operation: When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: There are three instruction-based power-saving modes:
 - Idle Mode: The core is shut down while leaving the peripherals active.
 - Sleep Mode: The core and peripherals that require the system clock are shut down, leaving the peripherals that use their own clock, or the clock from other devices, active.
 - Deep Sleep Mode: The core, peripherals (except RTCC and DSWDT), Flash and SRAM are shut down.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24FV32KA304 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- Two fast internal oscillators (FRCs): One with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase Locked Loop (PLL) frequency multiplier, available to the External Oscillator modes and the 8 MHz FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all the devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex.

1.2 Other Special Features

- Communications: The PIC24FV32KA304 family incorporates a range of serial communication peripherals to handle a range of application requirements. There is an I²C[™] module that supports both the Master and Slave modes of operation. It also comprises UARTs with built-in IrDA[®] encoders/decoders and an SPI module.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- **12-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and faster sampling speed. The 16-deep result buffer can be used either in Sleep to reduce power, or in Active mode to improve throughput.
- Charge Time Measurement Unit (CTMU) Interface: The PIC24FV32KA304 family includes the new CTMU interface module, which can be used for capacitive touch sensing, proximity sensing, and also for precision time measurement and pulse generation.

1.3 Details on Individual Family Members

Devices in the PIC24FV32KA304 family are available in 20-pin, 28-pin, 44-pin and 48-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are different from each other in four ways:

- Flash program memory (16 Kbytes for PIC24FV16KA devices, 32 Kbytes for PIC24FV32KA devices).
- Available I/O pins and ports (18 pins on two ports for 20-pin devices, 22 pins on two ports for 28-pin devices and 38 pins on three ports for 44/48-pin devices).
- 3. Alternate SCL and SDA pins are available only in 28-pin, 44-pin and 48-pin devices and not in 20-pin devices.
- 4. Members of the PIC24FV32KA301 family are available as both standard and high-voltage devices. High-voltage devices designated with an "FV" in the part number (such as PIC24FV32KA304), accommodate an operating VDD range of 2.0V to 5.5V, and have an on-board voltage regulator that powers the core. Peripherals operate at VDD. Standard devices, designated by "F" (such as PIC24F32KA304), function over a lower VDD range of 1.8V to 3.6V. These parts do not have an internal regulator, and both the core and peripherals operate directly from VDD.

All other features for devices in this family are identical; these are summarized in Table 1-1.

A list of the pin features available on the PIC24FV32KA304 family devices, sorted by function, is provided in Table .

Note: Table 1-1 provides the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams on pages 5, 5, 6, 7, 8 and 9 of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE I-I. DEVICE FEATO										
Features	PIC24FV16KA301	PIC24FV32KA301	PIC24FV16KA302	PIC24FV32KA302	PIC24FV16KA304	PIC24FV32KA304				
Operating Frequency			DC – 32 I	MHz						
Program Memory (bytes)	16K	32K	16K	32K	16K	32K				
Program Memory (instructions)	5632	11264	5632	11264	5632	11264				
Data Memory (bytes)			2048							
Data EEPROM Memory (bytes)			512							
Interrupt Sources (soft vectors/ NMI traps)			30 (26/	4)						
I/O Ports	PORTA PORTB<15:1		PORTA PORTB		PORTA<11:7,5:0> PORTB<15:0> PORTC<9:0>					
Total I/O Pins	17	7	2	3	3	8				
Timers: Total Number (16-bit)	5									
32-Bit (from paired 16-bit timers)	2									
Input Capture Channels	3									
Output Compare/PWM Channels			3							
Input Change Notification Interrupt	16	6	2	2	37					
Serial Communications: UART SPI (3-wire/4-wire)	2									
I ² C™			2							
12-Bit Analog-to-Digital Module (input channels)	12	2	13	3	1	6				
Analog Comparators			3		-					
Resets (and delays)		BOR, RESET Instruction, Ha		, Configurati						
Instruction Set	76 B	ode Variation	S							
Packages	20-F PDIP/SSC		28- SPDIP/SSOF		44-Pin QFN/TQFP 48-Pin UQFN					

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FV32KA304 FAMILY

TABLE 1-2: DEVICE FEATURES FOR THE PIC24F32KA304 FAMILY

			1		1					
Features	PIC24F16KA301	PIC24F32KA301	PIC24F16KA302	PIC24F32KA302	PIC16F16KA304	PIC24F32KA304				
Operating Frequency			DC – 32 I	MHz						
Program Memory (bytes)	16K	32K	16K	32K	16K	32K				
Program Memory (instructions)	5632	11264	5632	11264	5632	11264				
Data Memory (bytes)			2048							
Data EEPROM Memory (bytes)			512							
Interrupt Sources (soft vectors/ NMI traps)			30 (26/	4)						
I/O Ports	PORTA PORTB<15:12		PORTA PORTB		PORTA<11:0>, PORTB<15:0>, PORTC<9:0>					
Total I/O Pins	18	3	24	4	3	9				
Timers: Total Number (16-bit)	5									
32-Bit (from paired 16-bit timers)	2									
Input Capture Channels	3									
Output Compare/PWM Channels			3							
Input Change Notification Interrupt	17	7	2	3	38					
Serial Communications: UART SPI (3-wire/4-wire)	2									
I ² C™			2							
12-Bit Analog-to-Digital Module (input channels)	12	2	1	3	16					
Analog Comparators	3									
Resets (and delays)		, BOR, RESET Instruction, Ha (F		, Configurati						
Instruction Set	76 E	Base Instruction	ns, Multiple A	ddressing M	lode Variations					
Packages	20-F PDIP/SSC		28- SPDIP/SSOF		44-Pin QI 48-Pin					




TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS

			F						F	/					
			Pin Nun	nber					Pin Nu	mber					
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	1/0	Buffer	Description
AN0	2	19	2	27	19	21	2	19	2	27	19	21	I	ANA	A/D Analog Inputs
AN1	3	20	3	28	20	22	3	20	3	28	20	22	I	ANA	
AN2	4	1	4	1	21	23	4	1	4	1	21	23	I	ANA]
AN3	5	2	5	2	22	24	5	2	5	2	22	24	I	ANA]
AN4	6	3	6	3	23	25	6	3	6	3	23	25	Ι	ANA	1
AN5	_	_	7	4	24	26	_	_	7	4	24	26	Ι	ANA	1
AN6	_	_	-	_	25	27	_		_		25	27	I	ANA	
AN7	_	_	-	_	26	28	_		_		26	28	I	ANA	
AN8	_	_	-	_	27	29	_		_		27	29	I	ANA	
AN9	18	15	26	23	15	16	18	15	26	23	15	16	I	ANA	
AN10	17	14	25	22	14	15	17	14	25	22	14	15	I	ANA	
AN11	16	13	24	21	11	12	16	13	24	21	11	12	I	ANA	
AN12	15	12	23	20	10	11	15	12	23	20	10	11	I	ANA	
AN13	7	4	9	6	30	33	7	4	9	6	30	33	Ι	ANA	1
AN14	8	5	10	7	31	34	8	5	10	7	31	34	I	ANA	
AN15	9	6	11	8	33	36	9	6	11	8	33	36	Ι	ANA	1
ASCL1	-	—	15	12	42	46	-	_	15	12	42	46	I/O	I ² C™	Alternate I ² C 1 Clock Input/Output
ASDA1	_	_	14	11	41	45	_		14	11	41	45	I/O	l ² C	Alternate I ² C 1 Data Input/Output
AVDD	20	17	28	25	17	18	20	17	28	25	17	18	I	ANA	A/D Supply Pins
AVss	19	16	27	24	16	17	19	16	27	24	16	17	Ι	ANA	
C1INA	8	5	7	4	24	26	8	5	7	4	24	26	Ι	ANA	Comparator 1 Input A (+)
C1INB	7	4	6	3	23	25	7	4	6	3	23	25	Ι	ANA	Comparator 1 Input B (-)
C1INC	5	2	5	2	22	24	5	2	5	2	22	24	Ι	ANA	Comparator 1 Input C (+)
C1IND	4	1	4	1	21	23	4	1	4	1	21	23	Ι	ANA	Comparator 1 Input D (-)
C1OUT	17	14	25	22	14	15	17	14	25	22	14	15	0	-	Comparator 1 Output
C2INA	5	2	5	2	22	24	5	2	5	2	22	24	I	ANA	Comparator 2 Input A (+)
C2INB	4	1	4	1	21	23	4	1	4	1	21	23	I	ANA	Comparator 2 Input B (-)
C2INC	8	5	7	4	24	26	8	5	7	4	24	26	I	ANA	Comparator 2 Input C (+)
C2IND	7	4	6	3	23	25	7	4	6	3	23	25	I	ANA	Comparator 2 Input D (-)
C2OUT	14	11	20	17	7	7	11	8	16	13	43	47	0	_	Comparator 2 Output

			F						F	v					
			Pin Nur	nber					Pin Nu	Imber					
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	I/O	Buffer	Description
C3INA	18	15	26	23	15	16	18	15	26	23	15	16	Ι	ANA	Comparator 3 Input A (+)
C3INB	17	14	25	22	14	15	17	14	25	22	14	15	Ι	ANA	Comparator 3 Input B (-)
C3INC	2	19	2	27	19	21	2	19	2	27	19	21	Ι	ANA	Comparator 3 Input C (+)
C3IND	4	1	4	1	21	23	4	1	4	1	21	23	Ι	ANA	Comparator 3 Input D (-)
C3OUT	12	9	17	14	44	48	12	9	17	14	44	48	0	_	Comparator 3 Output
CLK I	7	4	9	6	30	33	7	4	9	6	30	33	Ι	ANA	Main Clock Input
CLKO	8	5	10	7	31	34	8	5	10	7	31	34	0	—	System Clock Output
CN0	10	7	12	9	34	37	10	7	12	9	34	37	Ι	ST	Interrupt-on-Change Inputs
CN1	9	6	11	8	33	36	9	6	11	8	33	36	Ι	ST	
CN2	2	19	2	27	19	21	2	19	2	27	19	21	Ι	ST	
CN3	3	20	3	28	20	22	3	20	3	28	20	22	Ι	ST	
CN4	4	1	4	1	21	23	4	1	4	1	21	23	Ι	ST	
CN5	5	2	5	2	22	24	5	2	5	2	22	24	Ι	ST	
CN6	6	3	6	3	23	25	6	3	6	3	23	25	Ι	ST	
CN7	_	_	7	4	24	26		_	7	4	24	26	Ι	ST	
CN8	14	11	20	17	7	7		_			_		Ι	ST	
CN9			19	16	6	6		_	19	16	6	6	Ι	ST	
CN10			—	_	27	29		_			27	29	Ι	ST]
CN11	18	15	26	23	15	16	18	15	26	23	15	16	Ι	ST	
CN12	17	14	25	22	14	15	17	14	25	22	14	15	Ι	ST	
CN13	16	13	24	21	11	12	16	13	24	21	11	12	I	ST	1
CN14	15	12	23	20	10	11	15	12	23	20	10	11	I	ST	1
CN15			22	19	9	10			22	19	9	10	I	ST	1
CN16			21	18	8	9			21	18	8	9	I	ST	1
CN17			_	_	3	3			_	_	3	3	Ι	ST	1

			F						F۱	V					
			Pin Nun	nber					Pin Nu	Imber					
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	I/O	Buffer	Description
CN18	_	-	—	_	2	2	_	_	_	_	2	2	I	ST	
CN19			_	_	5	5	_	_	_		5	5	Ι	ST	
CN20			_	_	4	4	—			-	4	4	I	ST	
CN21	13	10	18	15	1	1	13	10	18	15	1	1	Ι	ST	
CN22	12	9	17	14	44	48	12	9	17	14	44	48	Ι	ST	
CN23	11	8	16	13	43	47	11	8	16	13	43	47	I	ST	
CN24			15	12	42	46		_	15	12	42	46	I	ST	
CN25			_		37	40		_		-	37	40	I	ST	
CN26			_		38	41		_		-	38	41	I	ST	
CN27			14	11	41	45		_	14	11	41	45	I	ST	
CN28			_		36	39		_		-	36	39	I	ST	
CN29	8	5	10	7	31	34	8	5	10	7	31	34	I	ST	
CN30	7	4	9	6	30	33	7	4	9	6	30	33	I	ST	
CN31			_	_	26	28	_	_	_	_	26	28	Ι	ST	
CN32			_	_	25	27	_	_	_	_	25	27	Ι	ST	
CN33			_	_	32	35	_	_	_	_	32	35	Ι	ST	
CN34			_	_	35	38	_	_	_	_	35	38	Ι	ST	
CN35			_	_	12	13	_	_	_	_	12	13	Ι	ST	
CN36	-		_	_	13	14	_	_	_	_	13	14	Т	ST	
CVREF	17	14	25	22	14	15	17	14	25	22	14	15	I	ANA	Comparator Voltage Reference Output
CVREF+	2	19	2	27	19	21	2	19	2	27	19	21	I	ANA	Comparator Reference Positive Input Voltage
CVREF-	3	20	3	28	20	22	3	20	3	28	20	22	I	ANA	Comparator Reference Negative Input Voltage
CTCMP	4	1	4	1	21	23	4	1	4	1	21	23	Ι	ANA	CTMU Comparator Input
CTED1	11	11	20	17	7	7	11	8	2	27	19	21	Ι	ST	

			F						F	/					
			Pin Nur	nber			Pin Number								
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	I/O	Buffer	Description
CTED2	12	9	17	14	44	48	12	9	17	14	44	48	Ι	ST	CTMU Trigger Edge Inputs
CTED3	_	_	21	18	8	9	_		21	18	8	9	I	ST	
CTED4	5	2	5	2	22	24	5	2	5	2	22	24	I	ST	
CTED5	6	3	6	3	23	25	6	3	6	3	23	25	Т	ST	
CTED6	15	12	23	20	10	11	15	12	23	20	10	11	Т	ST	
CTED7	_	_	19	16	6	6	_	_	19	16	6	6	I	ST	
CTED8	13	10	18	15	1	1	13	10	18	15	1	1	I	ST	
CTED9	17	14	25	22	14	15	17	14	25	22	14	15	I	ST	
CTED10	18	15	26	23	15	16	18	15	26	23	15	16	I	ST	
CTED11	_	_	_	_	5	5	_	_	—	_	5	5	I	ST	
CTED12	_	_	_	_	13	14	_	_	—	_	13	14	I	ST	
CTED13	_	_	22	19	9	10	_	_	22	19	9	10	I	ST	
CTPLS	16	13	24	21	11	12	16	13	24	21	11	12	0	_	CTMU Pulse Output
HLVDIN	15	12	23	20	10	11	15	12	23	20	10	11	I	ST	
IC1	11	11	19	16	6	6	11	8	19	16	6	6	I	ST	High/Low-Voltage Detect Inpu
IC2	13	10	18	15	5	5	13	10	18	15	5	5	I	ST	Input Capture 1 Input
IC3	15	12	23	20	13	14	15	12	23	20	13	14	I	ST	Input Capture 2 Input
INT0	11	8	16	13	43	47	11	8	16	13	43	47	I	ST	Input Capture 3 Input
INT1	17	14	25	22	14	15	17	14	25	22	14	15	I	ST	Interrupt 0 Input
INT2	14	11	20	17	7	7	15	12	23	20	10	11	I	ST	Interrupt 1 Input
MCLR	1	18	1	26	18	19	1	18	1	26	18	19	I	ST	Interrupt 2 Input
OC1	11	11	20	17	7	7	11	8	16	13	43	47	0	_	Output Compare/PWM1 Outp
OC2	4	1	22	19	4	4	4	1	22	19	4	4	0	—	Output Compare/PWM2 Outp
OC3	5	2	21,5	18,2	8,12,22	9,13,24	5	2	21,5	18,2	8,12,22	9,13,24	0	—	Output Compare/PWM3 Outp
OCFA	17	14	25	22	14	15	17	14	25	22	14	15	0	—	Output Compare Fault A
OFCB	16	13	24	21	11,32	12,35	16	13	24	21	11,32	12,35	0	—	Output Compare Fault B
OSCI	7	4	9	6	30	33	7	4	9	6	30	33	I	ANA	Main Oscillator Input
OSCO	8	5	10	7	31	34	8	5	10	7	31	34	0	ANA	Main Oscillator Output
PGEC1	5	2	5	2	22	24	5	2	5	2	22	24	I/O	ST	ICSP™ Clock 1
PCED1	4	1	4	1	21	23	4	1	4	1	21	23	I/O	ST	ICSP Data 1
PGEC2	2	19	22,2	19,27	9,19	10,21	2	19	22,2	19,27	9,19	10,21	I/O	ST	ICSP Clock 2

			F						F	v					
			Pin Nur	nber					Pin Nu	umber					
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	I/O	Buffer	Description
PGED2	3	20	21,3	18,28	8,20	9,22	3	20	21,3	18,28	8,20	9,22	I/O	ST	ICSP Data 2
PGEC3	10	7	12,15	9,12	34,42	37,46	10	7	12,15	9,12	34,42	37,46	I/O	ST	ICSP Clock 3
PGED3	9	6	11,14	8,11	33,41	36,45	9	6	11,14	8,11	33,41	36,45	I/O	ST	ICSP Data 3
RA0	2	19	2	27	19	21	2	19	2	27	19	21	I/O	ST	PORTA Pins
RA1	3	20	3	28	20	22	3	20	3	28	20	22	I/O	ST	
RA2	7	4	9	6	30	33	7	4	9	6	30	33	I/O	ST	
RA3	8	5	10	7	31	34	8	5	10	7	31	34	I/O	ST	
RA4	10	7	12	9	34	37	10	7	12	9	34	37	I/O	ST	
RA5	1	18	1	26	18	19	1	18	1	26	18	19	I/O	ST	
RA6	14	11	20	17	7	7	_		—	_	_		I/O	ST	
RA7	_	—	19	16	6	6	—		19	16	6	6	I/O	ST	
RA8	_	—	_	—	32	35	—		—	—	32	35	I/O	ST	
RA9	_		_	_	35	38	_		—	_	35	38	I/O	ST	
RA10	_	—	_	—	12	13	—		—	—	12	13	I/O	ST	
RA11	_	—	_	—	13	14	—		_	—	13	14	I/O	ST	
RB0	4	1	4	1	21	23	4	1	4	1	21	23	I/O	ST	PORTB Pins
RB1	5	2	5	2	22	24	5	2	5	2	22	24	I/O	ST	
RB2	6	3	6	3	23	25	6	3	6	3	23	25	I/O	ST	
RB3	_		7	4	24	26	_	_	7	4	24	26	I/O	ST	
RB4	9	6	11	8	33	36	9	6	11	8	33	36	I/O	ST	
RB5	_		14	11	41	45	_	_	14	11	41	45	I/O	ST	
RB6	_		15	12	42	46	_	_	15	12	42	46	I/O	ST	
RB7	11	8	16	13	43	47	11	8	16	13	43	47	I/O	ST	
RB8	12	9	17	14	44	48	12	9	17	14	44	48	I/O	ST	
RB9	13	10	18	15	1	1	13	10	18	15	1	1	I/O	ST	
RB10	_	_	21	18	8	9	—		21	18	8	9	I/O	ST	1
RB11	_	—	22	19	9	10	_	_	22	19	9	10	I/O	ST	1
RB12	15	12	23	20	10	11	15	12	23	20	10	11	I/O	ST	1
RB13	16	13	24	21	11	12	16	13	24	21	11	12	I/O	ST	1
RB14	17	14	25	22	14	15	17	14	25	22	14	15	I/O	ST	1
RB15	18	15	26	23	15	16	18	15	26	23	15	16	I/O	ST	1

			F						F	v					
			Pin Nur	nber					Pin Nu	Imber					
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	I/O	Buffer	Description
RC0	_	_	_	_	25	27	_	_	—	_	25	27	I/O	ST	PORTC Pins
RC1	_	-	—	_	26	28	_	_	_	_	26	28	I/O	ST	
RC2	_	-	—	_	27	29	_	_	_	_	27	29	I/O	ST	
RC3	_	-	—	_	36	39	_	_	_	_	36	39	I/O	ST	
RC4	_	-	—	_	37	40	_	_	_	_	37	40	I/O	ST	
RC5	—	_	_	_	38	41	_	_	_	_	38	41	I/O	ST	
RC6	_	_	—	_	2	2	_	_	_	_	2	2	I/O	ST	
RC7	_	_	—	_	3	3	_	_	_	_	3	3	I/O	ST	
RC8	_	_	—	_	4	4	_	_	_	_	4	4	I/O	ST	
RC9	_	_	_	_	5	5	_	_	_	_	5	5	I/O	ST	
REFO	18	15	26	23	15	16	18	15	26	23	15	16	0	_	Reference Clock Output
RTCC	17	14	25	22	14	15	17	14	25	22	14	15	0	_	Real-Time Clock/Calendar Output
SCK1	15	12	22,23	19,20	9,10	10,11	15	12	22,23	19,20	9,10	10,11	I/O	ST	SPI1 Serial Input/Output Clock
SCK2	2	19	2,14	27,11	19,38,41	21,41,45	2	19	2,14	27,11	19,38,41	21,41,45	I/O	ST	SPI2 Serial Input/Output Clock
SCL1	12	9	17	14	44	48	12	9	17	14	44	48	I/O	I ² C	I2C1 Clock Input/Output
SCL2	18	15	26,7	23,4	15,24	16,26	18	15	26,7	23,4	15,24	16,26	I/O	I ² C	I2C2 Clock Input/Output
SCLKI	10	7	12	9	34	37	10	7	12	9	34	37	Ι	ST	Digital Secondary Clock Input
SDA1	13	10	18	15	1	1	13	10	18	15	1	1	I/O	I ² C	I2C1 Data Input/Output
SDA2	6	3	6	3	23	25	6	3	6	3	23	25	I/O	I ² C	I2C2 Data Input/Output
SDI1	17	14	21,25	18,22	8,14	9,15	17	14	21,25	18,22	8,14	9,15	Ι	ST	SPI1 Serial Data Input
SDI2	4	1	19,4	16,1	6,21,36	6,23,39	4	1	19,4	16,1	6,21,36	6,23,39	Ι	ST	SPI2 Serial Data Input
SDO1	16	13	24	21	11	12	16	13	24	21	11	12	0	-	SPI1 Serial Data Output
SDO2	3	20	3,15	28,12	20,37,42	22,40,46	3	20	3,15	28,12	20,37,42	22,40,46	0	_	SPI2 Serial Data Output
SOSCI	9	6	11	8	33	36	9	6	11	8	33	36	Ι	ANA	Secondary Oscillator Input
SOSCO	10	7	12	9	34	37	10	7	12	9	34	37	0	ANA	Secondary Oscillator Output
SS1	18	15	26	23	15	16	18	15	26	23	15	16	0	_	SPI1 Slave Select
SS2	15	12	23	20	10,35	11,38	15	12	23	20	10,35	11,38	0	_	SPI2 Slave Select
T1CK	13	10	18	15	1	1	13	10	18	15	1	1	Ι	ST	Timer1 Clock
T2CK	18	15	26	23	15	16	18	15	26	23	15	16	Ι	ST	Timer2 Clock
ТЗСК	18	15	26	23	15	16	18	15	26	23	15	16	Ι	ST	Timer3 Clock
T4CK	6	3	6	3	23	25	6	3	6	3	23	25	1	ST	Timer4 Clock

			F						F	v					
			Pin Nun	nber					Pin Nu	ımber					
Function	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	20-Pin PDIP/SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	48-Pin UQFN	I/O	Buffer	Description
T5CK	6	3	6	3	23	25	6	3	6	3	23	25	I	ST	Timer5 Clock
U1CTS	12	9	17	14	44	48	12	9	17	14	44	48	Ι	ST	UART1 Clear to Send Input
U1RTS	13	10	18	15	1	1	13	10	18	15	1	1	0	—	UART1 Request to Send Output
U1RX	6	3	6	3	2,23	2,25	6	3	6	3	2,23	2,25	Ι	ST	UART1 Receive
U1TX	11	8	16	13	3,43	3,47	11	8	16	13	3,43	3,47	0	-	UART1 Transmit
U2CTS	10	7	12	9	34	37	10	7	12	9	34	37	Ι	ST	UART2 Clear to Send Input
U2RTS	9	6	11	8	33	36	9	6	11	8	33	36	0	—	UART2 Request to Send Output
U2RX	5	2	5	2	22	24	5	2	5	2	22	24	Ι	ST	UART2 Receive
U2TX	4	1	4	1	21	23	4	1	4	1	21	23	0	-	UART2 Transmit
ULPWU	4	1	4	1	21	23	4	1	4	1	21	23	Ι	ANA	Ultra Low-Power Wake-up Input
VCAP	_	_	_	_	_	_	14	11	20	17	7	7	Р	_	Core Power
Vdd	20	17	28,13	25,10	17,28,40	18,30,43	20	17	28,13	25,10	17,28,40	18,30,43	Р	_	
VREF+	2	19	2	27	19	21	2	19	2	27	19	21	Ι	ANA	A/D Reference Voltage Input (+)
VREF-	3	20	3	28	20	22	3	20	3	28	20	22	Ι	ANA	A/D Reference Voltage Input (-)
Vss	19	16	27,8	24,5	16,29,39	17,31,42	19	16	27,8	24,5	16,29,39	17,31,42	Р	—	

PIC24FV32KA304 FAMILY

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FV32KA304 family family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and VSS pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP pins (see Section 2.4 "Voltage Regulator Pin (VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

MINIMUM CONNECTIONS C2⁽²⁾ Vdd ۷DD Vss ŹR1 R2 MCI R VCAP (1)C1 PIC24FXXKXX⁽³⁾ Ī VDD Vss C6⁽²⁾-C3(2) Vdd Vss AVDD AVSS 9 /SS

RECOMMENDED

Key (all values are recommendations):

C5⁽²⁾

C1 through C6: 0.1 $\mu\text{F},$ 20V ceramic

C7: 10 µF, 16V tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for explanation of VCAP pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/Vss and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

C4(2)

3: Some PIC24F K parts do not have a regulator.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



Overstress (EOS). Ensure that the MCLR pin

VIH and VIL specifications are met.

2.4 Voltage Regulator Pin (VCAP)

Note:	This section applies only to PIC24F K
	devices with an on-chip voltage regulator.

Some of the PIC24F K devices have an internal voltage regulator. These devices have the voltage regulator output brought out on the VCAP pin. On the PIC24F K devices with regulators, a low-ESR (< 5 Ω) capacitor is required on the VCAP pin to stabilize the voltage regulator output. The VCAP pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 29.0** "**Electrical Characteristics**" for additional information. Refer to Section 29.0 "Electrical Characteristics" for information on VDD and VDDCORE.

FIGURE 2-3: **FREQUENCY vs. ESR** PERFORMANCE FOR SUGGESTED VCAP 10 1 Ω) **SSR** (Ω) 0.1 0.01 0.001 0.01 0.1 100 10 1000 10 000 1 Frequency (MHz) Typical data measurement at 25°C, 0V DC bias. Note:

TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to 85°C

2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.


Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 μ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15\%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $\pm 22\%$. Due to the extreme temperature tolerance, a 10 μ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 3.3V or 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 27.0 "Development Support"**.

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to for **Section 9.0 "Oscillator Configuration**" details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):


- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

FIGURE 2-5: SUGGESTED PLACEMENT

OF THE OSCILLATOR CIRCUIT



NOTES:

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the *"PIC24F Family Reference Manual"*, Section 2. "CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 **Programmer's Model**

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.





TABLE 3-1: CPU COR	RE REGISTERS
--------------------	--------------

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register



3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HSC
_	—	—	—	—	—	_	DC
bit 15							bit 8

R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-9	Unimplemented: Read as '0'
bit 8	DC: ALU Half Carry/Borrow bit
	1 = A carry-out from the 4 th low-order bit (for byte-sized data) or 8 th low-order bit (for word-sized data)
	of the result occurred 0 = No carry-out from the 4 th or 8 th low-order bit of the result has occurred
6:4 7 F	-
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2) 111 = CPU interrupt priority level is 7 (15); user interrupts disabled
	111 = CPU interrupt priority level is 6 (14)
	101 = CPU Interrupt priority Level is 5 (13)
	100 = CPU interrupt priority level is 4 (12)
	011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10)
	001 = CPU interrupt priority level is 2 (10)
	000 = CPU interrupt priority level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: ALU Negative bit
	1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	\mathbf{O} = Result was non-negative (zero or positive) OV: ALU Overflow bit
DILZ	1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation
	0 = No overflow has occurred
bit 1	Z: ALU Zero bit
	1 = An operation, which effects the Z bit, has set it at some time in the past
	0 = The most recent operation, which effects the Z bit, has cleared it (i.e., a non-zero result)
bit 0	C: ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit (MSb) of the result occurred 0 = No carry-out from the Most Significant bit (MSb) of the result occurred
Note 1:	The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
2:	The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority
	Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

REGISTER 3-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—				—		—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
_	—		—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in data space
	0 = Program space is not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for 16-bit divisor.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and bussing. This architecture also allows the direct access of program memory from the data space during code execution.


4.1 Program Address Space

The program address memory space of the PIC24FV32KA304 family is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or data space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FV32KA304 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FV32KA304 FAMILY DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address, as shown in Figure 4-2.

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h, with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000104h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in Section 8.1 "Interrupt Vector (IVT) Table".

4.1.3 DATA EEPROM

In the PIC24FV32KA304 family, the data EEPROM is mapped to the top of the user program memory space, starting at address, 7FFE00, and expanding up to address, 7FFFF.

The data EEPROM is organized as 16-bit wide memory and 256 words deep. This memory is accessed using table read and write operations similar to the user code memory.

4.1.4 DEVICE CONFIGURATION WORDS

Table 4-1 provides the addresses of the device Configuration Words for the PIC24FV32KA304 family. Their location in the memory map is shown in Figure 4-1.

For more information on device Configuration Words, see Section 26.0 "Special Features".

TABLE 4-1:DEVICE CONFIGURATION
WORDS FOR PIC24FV32KA304
FAMILY DEVICES

Configuration Words	Configuration Word Addresses
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E
FDS	F80010

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw Address	most significant wo	ord	least significant word	PC Address (Isw Address)
	23	16	8	0
000001h	0000000			000000h
000003h	0000000			000002h
000005h	0000000			000004h
000007h	0000000			000006h
			\sim	
	Program Memory 'Phantom' Byte (read as '0')	Instruc	stion Width	

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility"). PIC24FV32KA304 family devices implement a total of 1024 words of data memory. If an EA points to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.




FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FV32KA304 FAMILY DEVICES

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24FV32KA304 family devices, the entire implemented data memory lies in Near Data Space (NDS).

4.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by the module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region, where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-25.

			SFR Space Ad	ldress				
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0
000h		Cor	e	ICN	In	terrupts		
100h	Tin	ners	Capture		Compare	_		_
200h	I ² C™	UART	SPI		_	_	I/	0
300h		1	ADC/CMTU		_	_		_
400h	—	_	—	_		—	_	—
500h	—	_	—		_	_		_
600h	_	RTC/Comp	CRC			_		
700h	—	—	System/DS/HLVD	NVM/PMD	_	_		

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block.

TABLE 4-3: CPU CORE REGISTERS MAP

		•. •																
File Name	Start Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								WF	REG0								0000
WREG1	0002								WF	REG1								0000
WREG2	0004								WF	REG2								0000
WREG3	0006								WF	REG3								0000
WREG4	8000								WF	REG4								0000
WREG5	000A								WF	REG5								0000
WREG6	000C								WF	REG6								0000
WREG7	000E								WF	REG7								0000
WREG8	0010								WF	REG8								0000
WREG9	0012				WREG9 WREG10													
WREG10	0014				WREG10													
WREG11	0016				WREG10 WREG11													
WREG12	0018								WR	EG12								0000
WREG13	001A								WR	EG13								0000
WREG14	001C								WR	EG14								0000
WREG15	001E								WR	EG15								0000
SPLIM	0020								SF	PLIM								xxxx
PCL	002E								F	CL								0000
PCH	0030			_	_	_	_	_	_	_				PCH				0000
TBLPAG	0032			_	_	_	_	_	_				TBI	PAG				0000
PSVPAG	0034			_	_	_	_	_	_				PS	/PAG				0000
RCOUNT	0036								RC	DUNT								xxxxx
SR	0042		_	_	_	_	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	_	_		_	—			—	-		_	_	IPL3	PSV	_		0000
DISICNT	0052	_	_							DISIC	NT							xxxx

PIC24FV32KA304 FAMILY

TABLE 4-4: ICN REGISTER MAP

IABL	-C 4	-4. 10	IN REGIS		F													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0056	CN15PDE ⁽¹⁾	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE(1,2)	CN9PDE ⁽¹⁾	CN8PDE ⁽³⁾	CN7PDE(1)	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	0058	CN31PDE(1,2)	CN30PDE	CN29PDE	CN28PDE ^(1,2)	CN27PDE(1)	CN26PDE ^(1,2)	CN25PDE ^(1,2)	CN24PDE(1)	CN23PDE	CN22PDE	CN21PDE	CN20PDE ^(1,2)	CN19PDE ^(1,2)	CN18PDE ^(1,2)	CN17PDE(1,2)	CN16PDE ⁽¹⁾	0000
CNPD3	005A	_	_	_	_	_	_	_	—	—	_	_	CN36PDE ^(1,2)	CN35PDE ^(1,2)	CN34PDE ^(1,2)	CN33PDE ^(1,2)	CN32PDE ^(1,2)	0000
CNEN1	0062	CN15IE ⁽¹⁾	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE ^(1,2)	CN9IE ⁽¹⁾	CN8IE ⁽³⁾	CN7IE ⁽¹⁾	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0064	CN31IE ^(1,2)	CN30IE	CN29IE	CN28IE ^(1,2)	CN27IE ⁽¹⁾	CN26IE ^(1,2)	CN25IE ^(1,2)	CN24IE ⁽¹⁾	CN23IE	CN22IE	CN21IE	CN20IE ^(1,2)	CN19IE ^(1,2)	CN18IE ^(1,2)	CN17IE ^(1,2)	CN16IE ⁽¹⁾	0000
CNEN3	0066	_	-	_	_	_	_	_	_	_	_	_	CN36IE ^(1,2)	CN35IE ^(1,2)	CN34IE ^(1,2)	CN33IE ^(1,2)	CN32IE ^(1,2)	0000
CNPU1	006E	CN15PUE ⁽¹⁾	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE ^(1,2)	CN9PUE ⁽¹⁾	CN8PUE ⁽³⁾	CN7PUE ⁽¹⁾	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2	0070	CN31PUE ^(1,2)	CN30PUE	CN29PUE	CN28PUE ^(1,2)	CN27PUE(1)	CN26PUE ^(1,2)	CN25PUE ^(1,2)	CN24PUE ⁽¹⁾	CN23PUE	CN22PUE	CN21PUE	CN20PUE ^(1,2)	CN19PUE ^(1,2)	CN18PUE ^(1,2)	CN17PUE ^(1,2)	CN16PUE ⁽¹⁾	0000
CNPU3	0072	_	_	_	_	_	_	—	_	—	_		CN36PUE ^(1,2)	CN35PUE ^(1,2)	CN34PUE ^(1,2)	CN33PUE ^(1,2)	CN32PUE ^(1,2)	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

3: These bits are not implemented in 'FV' devices.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

IADLL	- -J.														-			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	—	—	_	—	—	_		—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	—	—	_	_	_		_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	NVMIF	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	_	OC3IF	_	_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_		_	—	_		—	_			IC3IF	—			SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	_	—	_		_				_	_		MI2C2IF	SI2C2IF	—	0000
IFS4	008C	_		CTMUIF	—	_		—	HLVDIF			_	—	CRCIF	U2ERIF	U1ERIF	—	0000
IFS5	008E	_		_	—	_		_				_	_			—	ULPWUIF	0000
IEC0	0094	NVMIE		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE		OC3IE				_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	_	—	—	—	—	—	—	_	—	IC3IE	—	—	—	SPI2IE	SPF2IE	0000
IEC3	009A	—	RTCIE	—	—	—	—	—	—	_	—	—	—	—	MI2C2IE	SI2C2IE	—	0000
IEC4	009C	—	_	CTMUIE	—	—	—	—	HLVDIE	_	—	—	—	CRCIE	U2ERIE	U1ERIE	—	0000
IEC5	009E	—	_	—	—	—	—	—	—	_	—	—	—	—	—	—	ULPWUIE	0000
IPC0	00A4	—	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	—	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	_	—	—	4444
IPC2	00A8	—	U1RXIP2	U1RXIP1	U1RXIP0	—	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	—	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	—	NVMIP2	NVMIP1	NVMIP0	—	_	—	_	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	00AC	—	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0	_	MI2C1P2	MI2C1P1	MI2C1P0	_	SI2C1P2	SI2C1P1	SI2C1P0	4444
IPC5	00AE	—	_	—	—	—	_	—	_	_	_	—	—	_	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0	—	T4IP2	T4IP1	T4IP0	—	_	—	_	_	OC3IP2	OC3IP1	OC3IP0	_	_	—	—	4040
IPC7	00B2	—	U2TXIP2	U2TXIP1	U2TXIP0	—	U2RXIP2	U2RXIP1	U2RXIP0	—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4440
IPC8	00B4	_	_		—	—	_		_	_	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0	0044
IPC9	00B6	—	_	_	—	—	_		_	—	IC3IP2	IC3IP1	IC3IP0	—	_	_	_	0040
IPC12	00BC	—	—	—	—	—	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	_	—	—	0440
IPC15	00C2	_	_		—	—	RTCIP2	RTCIP1	RTCIP0	_	_	_	_	—	_	_	_	0400
IPC16	00C4	—	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	—	—	4440
IPC18	00C8	—	_	—	—	—	_	—	—	—	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0	0004
IPC19	00CA	—	_	—	_	—	—	—	_	—	CTMUIP2	CTMUIP1	CTMUIP0	—	—	—	—	0040
IPC20	00CC	—	_	—	_	—	—	—	_	—	—	—	—	—	ULPWUIP2	ULPWUIP1	ULPWUIP0	0000
INTTREG	00E0	CPUIRQ	_	VHOLD	—	ILR3	ILR2	ILR1	ILR0	—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4	-6:	TIMER	REGIS	TER MA	P													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								TM	R1								0000
PR1	0102								PI	۲1								FFFF
T1CON	0104	TON	_	TSIDL	—	—	—	T1ECS1	T1ECS0	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS		0000
TMR2	0106								TM	R2								0000
TMR3HLD	0108								TMR	BHLD								0000
TMR3	010A		TMR3 PR2															0000
PR2	010C																0000	
PR3	010E																FFFF	
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	FFFF
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								TM	R4								0000
TMR5HLD	0116								TMR	5HLD								0000
TMR5	0118								TM	R5								0000
PR4	011A								PI	۲4								FFFF
PR5	011C								PI	؟ 5								FFFF
T4CON	011E	TON	_	TSIDL	—	—	—	_	_	_	TGATE	TCKPS1	TCKPS0	T45	_	TCS		0000
T5CON	0120	TON	_	TSIDL	_	_	—	_	—	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
Logondu				Depot valu														

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

INPUT CAPTURE REGISTER MAP TABLE 4-7:

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	-		_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144									IC1BU	F							0000
IC1TMR	0146																	xxxx
IC2CON1	0148	-														0000		
IC2CON2	014A	_													000D			
IC2BUF	014C									IC2BU	F							0000
IC2TMR	014E									IC2TM	R							xxxx
IC3CON1	0150	_	_	ICSIDL	IC3TSEL2	IC3TSEL1	IC3TSEL0	_	_		ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154			•						IC3BU	F		•	-	•	•	•	0000
IC3TMR	0156									IC3TM	R							xxxx

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	-	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194									OC1RS								0000
OC1R	0196									OC1R								0000
OC1TMR	0198									OC1TMR								xxxx
OC2CON1	019A	_														0000		
OC2CON2	019C													000C				
OC2RS	019E									OC2RS								0000
OC2R	01A0									OC2R								0000
OC2TMR	01A2									OC2TMR								xxxx
OC3CON1	01A4		_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	01A6	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	01A8									OC3RS								0000
OC3R	01AA									OC3R								0000
OC3TMR	01AC									OC3TMR								xxxx

TABLE 4-9: I²C[™] REGISTER MAP

	•••••••••••••••••••••••••••••••••••••••	•=																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	—	—	—	—	—	—	—				I2CF	RCV				0000	
I2C1TRN	0202	—	_	_	_	—	-	_	_				I2CT	RN				OOFF	
I2C1BRG	0204	_	_	_	_	_	_	_	_				I2CE	RG				0000	
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000	
I2C1ADD	020A	—	_	_	_	—	-	- I2CADD 000									0000		
I2C1MSK	020C	_	_	_	_	_	_								0000				
I2C2RCV	0210	—		_	_	_		—					I2CF	RCV				0000	
I2C2TRN	0212	—		—	_	—		—					I2CT	RN				00FF	
I2C2BRG	0214	—		_	_	_		—					I2CE	RG				0000	
I2C2CON	0216	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000	
I2C2ADD	021A	—	_	_	_	—	-	I2CADD 0000									0000		
I2C2MSK	021C	—	_	_	_	—	-	AMSK9 AMSK8 AMSK7 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK1 AMSK0 000									0000		
Logondu		monted rea				in the lease of	a size al												

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: UART REGISTER MAP

		•/																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000	
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
U1TXREG	0224	—	—	—		_		_				U1T	XREG					xxxx	
U1RXREG	0226	—	—	—		_		_	U1RXREG										
U1BRG	0228								I	BRG								0000	
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000	
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
U2TXREG	0234	_	_	_	_	_	_	_				U2T	XREG					xxxx	
U2RXREG	0236	—	—	_		—		_				U2F	RXREG					0000	
U2BRG	0238									BRG								0000	

TABLE 4-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN		SPISIDL	_	-	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SR1MPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248																0000	
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_				—	_		—	—	_		SPIFE	SPIBEN	0000
SPI2BUF	0268								SPI2	BUF								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: PORTA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ^(2,3)	Bit 10 ^(2,3)	Bit 9 ^(2,3)	Bit 8 ^(2,3)	Bit 7 ⁽²⁾	Bit 6 ⁽⁴⁾	Bit 5 ⁽¹⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	_	—		TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	TRISA6		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	00DF
PORTA	02C2	_	_	_	_	RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	_	_	_		LATA11	LATA10	LATA9	LATA8	LATA7	LATA6		LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	_	_	_	-	ODA11	ODA10	ODA9	ODA8	ODA7	ODA6	_	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note
 1: This bit is available only when MCLRE = 1.

 2: These bits are not implemented in 20-pin devices.

 3: These bits are not implemented in 28-pin devices.

 4: These bits are not implemented in FV devices.

TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ⁽¹⁾	Bit 10 ⁽¹⁾	Bit 9	Bit 8	Bit 7	Bit 6 ⁽¹⁾	Bit 5 ⁽¹⁾	Bit 4	Bit 3 ⁽¹⁾	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits not implemented in 20-pin devices.

TABLE 4-14: PORTC REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0	_	_	_	_	_		TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
PORTC	02D2	-	_	_	-	-	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATC	02D4	-	_	_	-	-	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	02D6	_	—	—	_	_	—	ODC9	ODC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: PORTC is not implemented in 20-pin devices or 28-pin devices.

TABLE 4-15: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	_	_	_	-	_	_		-	_		SMBUSDEL2	SMBUSDEL1			_	—	0000

TABLE 4-16: ADC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC1BUF)								xxxx
ADC1BUF1	0302								ADC1BUF	1								xxxx
ADC1BUF2	0304								ADC1BUF	2								xxxx
ADC1BUF3	0306								ADC1BUF	3								xxxx
ADC1BUF4	0308								ADC1BUF4	1								xxxx
ADC1BUF5	030A								ADC1BUF	5								xxxx
ADC1BUF6	030C								ADC1BUF	3								xxxx
ADC1BUF7	030E								ADC1BUF	7								xxxx
ADC1BUF8	0310								ADC1BUF	3								xxxx
ADC1BUF9	0312								ADC1BUF	9								xxxx
ADC1BUF10	0314								ADC1BUF1	0								xxxx
ADC1BUF11	0316								ADC1BUF1	1								xxxx
ADC1BUF12	0318								ADC1BUF1	2								xxxx
ADC1BUF13	031A								ADC1BUF1	3								xxxx
ADC1BUF14	031C								ADC1BUF1	4								xxxx
ADC1BUF15	031E								ADC1BUF1	5								xxxx
ADC1BUF16	0320								ADC1BUF1	6								xxxx
ADC1BUF17	0322								ADC1BUF1	7	-					-	-	xxxx
AD1CON1	0340	ADON	—	ADSIDL	_	_	—	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	_	ASAM	SAMP	DONE	0000
AD1CON2	0342	PVCFG1	PVCFG0	NVCFG0	OFFCAL	BUFREGEN	CSCNA	_	_	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0344	ADRC	EXTSAM	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0348	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	034E	_	CSSL30	CSSL29	CSSL28	CSSL27	CSSL26	_	_	_		—	_	_	_	CSSL17	CSSL16	0000
AD1CSSL	0350	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
AD1CON5	0354	ASEN	LPEN	CTMUREQ	BGREQ	VRSREQ	—	ASINT1	ASINT0	_	—	—	—	WM1	WM0	CM1	CM0	0000
AD1CHITH	0356	_	—	—	_	—	—	—	—	—	—	—	—	—	—	CHH17	CHH16	0000
AD1CHITL	0358	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8	CHH7	CHH6	CHH5	CHH4	CHH3	CHH2	CHH1	CHH0	0000

TABLE 4-17: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	035A	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			—			_	_		0000
CTMUCON2	035C	EDG1EDGE	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2	EDG1	EDG2EDGE	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_		0000
CTMUICON	035E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	-	-	_		-	-			0000
AD1CTMUENH	0360	_	-	_			_									CTMEN17	CTMEN16	0000
AD1CTMUENL	0362	CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8	CTMEN7	CTMEN6	CTMEN5	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: ANALOG SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANSA	04E0				_	_	_	_	_	—	_		_	ANSA3	ANSA2	ANSA1	ANSA0	000F
ANSB	04E2	ANSB15	ANSB14	ANSB13	ANSB12	_	_	_	_	_	_	_	ANSB4	ANSB3 ⁽¹⁾	ANSB2	ANSB1	ANSB0	F01F
ANSC	04E4	—	—	_	_	-	_		_	_	-	_			ANSC2 ^(1,2)	ANSC1 ^(1,2)	ANSC0 ⁽¹⁾	0007

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

TABLE 4-19: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620							ALRI	MVAL									xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624							RTC	VAL									xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000
RTCPWC	0628	PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1	RTCCLK0	RTCOUT1	RTCOUT0	—	_	-	_	—	—	_	_	xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: TRIPLE COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL	—	—	—	_	C3EVT	C2EVT	C1EVT	_	—	_	_	_	C3OUT	C2OUT	C1OUT	xxxx
CVRCON	0632	_	—	—	—	_	—	_	_	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CON	COE	CPOL	CLPWR	_	—	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	-	—	CCH1	CCH0	xxxx
CM2CON	0636	CON	COE	CPOL	CLPWR	_	—	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	-	—	CCH1	CCH0	0000
CM3CON	0638	CON	COE	CPOL	CLPWR	_	—	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	-	_	CCH1	CCH0	0000

TABLE 4-21: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	—	_	0000
CRCCON2	0642	_	—	_	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0	_	_	_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0	0000
CRCXORL	0644	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	_	0000
CRCXORH	0646	X31	X30	X29	X28	X27	X26	X25	X24	X23	X22	X21	X20	X19	X18	X17	X16	0000
CRCDATL	0648								CRCDA	ΓL								xxxx
CRCDATH	064A								CRCDA	ГН								xxxx
CRCWDATL	064C								CRCWD	ATL .								xxxx
CRCWDATH	064E								CRCWDA	ΛTH								xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: CLOCK CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	SBOREN	LVREN		DPSLP	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	_	LOCK	_	CF	SOSCDRV	SOSCEN	OSWEN	(Note 2)
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_	_	_	_	_	_	3140
OSCTUN	0748	_	_	_	_	_	_	_	_	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
HLVDCON	0756	HLVDEN		HLSIDL			—			VDIR	BGVST	IRVST	—	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on type of Reset.

2: OSCCON register Reset values are dependent on configuration fuses and by type of Reset.

TABLE 4-23: DEEP SLEEP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets ⁽¹⁾
DSCON	0758	DSEN	—	_	_	_	_		RTCCWDIS	-	_			—	ULPWDIS	DSBOR	RELEASE	0000
DSWAKE	075A	—	_	-	_		_	_	DSINT0	DSFLT		_	DSWDT	DSRTCC	DSMCLR	_	DSPOR	0000
DSGPR0	075C									DSGPR0								0000
DSGPR1	075E									DSGPR1								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Deep Sleep registers DSGPR0 and DSGPR1 are only reset on a VDD POR event.

TABLE 4-24: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	PGMONLY	_	—		_	_	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMKEY	0766	—	_	_	_	_	_	-	_	NVMKEY							0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-25: ULTRA LOW-POWER WAKE-UP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ULPWCON	0768	ULPEN	-	ULPSIDL	-	_	_	—	ULPSINK	_	_	_	_	_	_		—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26:PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	_	_	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	—	ADC1MD	0000
PMD2	0772	_	—	_	_	_	IC3MD	IC2MD	IC1MD	_	—	—	_	—	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	—	_	—	—	CMPMD	RTCCMD		CRCPMD	_	_	_	_	_	I2C2MD	_	0000
PMD4	0776	_	—			_	_	_	_	ULPWUMD			EEMD	REFOMD	CTMUMD	HLVDMD		0000

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4.

Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing									
	will concatenate the SRL register to the									
	MSB of the PC prior to the push.									


The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated, using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation.

Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 0DF6, in RAM, initialize the SPLIM with the value, 0DF4.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

Note: A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME



4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Apart from the normal execution, the PIC24F architecture provides two methods by which the program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space, PSV

Table instructions allow an application to read or write small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word (lsw) of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike the table operations, this limits remapping operations strictly to the user memory area.


Table 4-27 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> bits refer to a program space word, whereas the D<15:0> bits refer to a data space word.

A	Access	Program Space Address							
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>			
Instruction Access	User	0	PC<22:1>						
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0							
TBLRD/TBLWT	User	TBI	LPAG<7:0>		Data EA<15:0>				
(Byte/Word Read/Write)		02	xxx xxxx	XXX	XXXX XXXX XXXX XXXX				
	Configuration	TBI	LPAG<7:0>	Data EA<15:0>					
		12	xxx xxxx	XXXX XXXX XXXX XXXX					
Program Space Visibility	User	0	PSVPAG<7:	0> ⁽²⁾ Data EA<14:0> ⁽¹⁾					
(Block Remap/Read)		0	xxxx xx	xx					

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) on the PIC24FV32KA304 family.





2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through data space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

Note:	The TBLRDH and TBLWTH instructions are
	not used while accessing data EEPROM
	memory.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.


- TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1). In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table write operations are not allowed.

FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS



4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into an 16K word page (in PIC24FV16KA3XX devices) and a 32K word page (in PIC24FV32KA3XX devices) of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the MSb of the data space EA is '1' and PSV is enabled by setting the PSV bit in the CPU Control (CORCON<2>) register. The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address (PSVPAG) register. This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits.

By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads from this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.




FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION

PIC24FV32KA304 FAMILY

NOTES:

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Flash programming, refer to the *"PIC24F Family Reference Manual"*, Section 4. "Program Memory" (DS39715).

The PIC24FV32KA304 of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FV32KA304 device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear/Program mode Entry voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed. Run Time Self Programming (RTSP) is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP<1:0> (NVMCON<1:0>) bits decide the erase block size.


5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the table read and write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of 1 row, 2 rows and 4 rows (32, 64 and 128 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 32 TBLWT instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note:	Writing to a location multiple times without
	erasing it is not recommended.

All of the table write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. For more information, refer to **Section 5.5 "Programming Operations"**.

5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY ⁽⁴⁾	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ERASE	NVMOP5 ⁽¹⁾	NVMOP4 ⁽¹⁾	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0

Legend:	SO = Settable Only bit	HC = Hardware Clearable b	bit
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit
'0' = Bit is cleared	x = Bit is unknown	U = Unimplemented bit, rea	ad as '0'

bit 15	WR: Write Control bit
	1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is
	cleared by hardware once the operation is complete. 0 = Program or erase operation is complete and inactive
L:1 4 4	•
bit 14	WREN: Write Enable bit
	 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12	PGMONLY: Program Only Enable bit ⁽⁴⁾
bit 11-7	
	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	 1 = Perform the erase operation specified by NVMOP<5:0> on the next WR command 0 = Perform the program operation specified by NVMOP<5:0> on the next WR command
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits ⁽¹⁾
	Erase Operations (when ERASE bit is '1'):
	1010xx = Erase entire boot block (including code-protected boot block) ⁽²⁾
	1001xx = Erase entire memory (including boot block, configuration block, general block) ⁽²⁾
	011010 = Erase 4 rows of Flash memory ⁽³⁾
	011001 = Erase 2 rows of Flash memory ⁽³⁾ 011000 = Erase 1 row of Flash memory ⁽³⁾
	0101000 = Erase r flow of r last memory 2 0101xx = Erase entire configuration block (except code protection bits)
	$0100xx = \text{Erase entire data EEPROM^{(4)}}$
	0011xx = Erase entire general memory block programming operations
	0001xx = Write 1 row of Flash memory (when ERASE bit is '0') ⁽³⁾
Note 1:	All other combinations of NVMOP<5:0> are no operation.
2:	Available in ICSP™ mode only. Refer to device programming specification.

- **3:** The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM.

5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is as follows:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '011000' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-5.

MOV	#0x4058, W0	;	
MOV	W0, NVMCON	;	Initialize NVMCON
Init pointe	r to row to be ERASED		
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
TBLWT	_ WO, [WO]	;	Set base address of erase block
DISI	#5	;	Block all interrupts
			for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the erase
NOP		;	command is asserted

EXAMPLE 5-1: ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE

EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

// C example using MPLAB C30						
<pre>intattribute ((space(auto_psv))) progAddr = &progAddr// Global variable located in Pgm Memory unsigned int offset;</pre>						
//Set up pointer to the first memory location to be	written					
<pre>TBLPAG =builtin_tblpage(&progAddr);</pre>	// Initialize PM Page Boundary SFR					
offset = &progAddr & 0xFFFF;	// Initialize lower word of address					
builtin_tblwtl(offset, 0x0000);	<pre>// Set base address of erase block // with dummy latch write</pre>					
$NVMCON = 0 \times 4058;$	// Initialize NVMCON					
asm("DISI #5");	<pre>// Block all interrupts for next 5 // instructions</pre>					
builtin_write_NVM();	<pre>// C30 function to perform unlock // sequence and set WR</pre>					

EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE

; Set u	p NVMCON	N for row programming operation	IS	
	MOV	#0x4004, W0	;	
	MOV	W0, NVMCON	; In	nitialize NVMCON
; Set u	p a poir	nter to the first program memor	y lo	ocation to be written
; progr	am memoi	ry selected, and writes enabled	l	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	; In	nitialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An	n example program memory address
; Perfo	rm the 🗅	TBLWT instructions to write the	lat	tches
; 0th_p	rogram_v	vord		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	; Wr	rite PM low word into program latch
	TBLWTH	W3, [W0++]	; Wr	rite PM high byte into program latch
; 1st_p	rogram_v	vord		
	MOV	#LOW_WORD_1, W2	;	
		#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]		rite PM low word into program latch
		W3, [W0++]	; Wr	rite PM high byte into program latch
; 2nd_	program_	—		
	MOV	#LOW_WORD_2, W2	;	
		#HIGH_BYTE_2, W3	;	
				rite PM low word into program latch
	TBLWTH	W3, [W0++]	; Wr	rite PM high byte into program latch
	•			
	•			
	•			
; 32nd_	program_	—		
	MOV	#LOW_WORD_31, W2	;	
		#HIGH_BYTE_31, W3	;	
		w2, [w0]		rite PM low word into program latch
	TBLWTH	W3, [W0]	; Wr	rite PM high byte into program latch

1

EXAMPLE 5-4: LOADING THE WRITE BUFFERS – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
  #define NUM_INSTRUCTION_PER_ROW 64
  int __attribute__ ((space(auto_psv))) progAddr = &progAddr;// Global variable located in Pgm Memory
  unsigned int offset;
  unsigned int i;
  unsigned int progData[2*NUM_INSTRUCTION_PER_ROW]; // Buffer of data to write
  //Set up NVMCON for row programming
  NVMCON = 0 \times 4001;
                                                            // Initialize NVMCON
  //\ensuremath{\mathsf{Set}} up pointer to the first memory location to be written
  TBLPAG = __builtin_tblpage(&progAddr); // Initialize PM Page Boundary SFR
  offset = &progAddr & 0xFFFF;
                                                           // Initialize lower word of address
  //Perform TBLWT instructions to write necessary number of latches
  for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)</pre>
  {
      __builtin_tblwtl(offset, progData[i++]);
                                                          // Write to address low word
      __builtin_tblwth(offset, progData[i]);
                                                           // Write to upper byte
      offset = offset + 2;
                                                           // Increment address
   }
```

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	; Block all interrupts for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; 2 NOPs required after setting WR
NOP		;
BTSC	NVMCON, #15	; Wait for the sequence to be completed
BRA	\$-2	;

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB C30	
asm("DISI #5");	// Block all interrupts for next 5 instructions
builtin_write_NVM();	// Perform unlock sequence and set WR

EXAMPLE 5-7: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup	a pointer to data Program Memory		
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
MOV	W0, TBLPAG	;]	Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	;	
MOV	#HIGH_BYTE_N, W3	;	
TBLWTL	W2, [W0]	;	Write PM low word into program latch
TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
; Setup	NVMCON for programming one word	to	data Program Memory
MOV	#0x4003, W0	;	
MOV	W0, NVMCON	;	Set NVMOP bits to 0011
DISI	#5	;	Disable interrupts while the KEY sequence is written
MOV	#0x55, W0	;	Write the key sequence
MOV	W0, NVMKEY		
MOV	#0xAA, W0		
MOV	W0, NVMKEY		
BSET	NVMCON, #WR	;	Start the write cycle

PIC24FV32KA304 FAMILY

NOTES:

6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Data EEPROM, refer to the *"PIC24F Family Reference Manual"*, Section 5. "Data EEPROM" (DS39720).

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFE00h to 7FFFFFh. The size of the data EEPROM is 256 words in PIC24FV32KA304 devices.

The data EEPROM is organized as 16-bit wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle, and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCOM configures the type of NVM operation that will be performed.

6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

- 1. Write 55h to NVMKEY.
- 2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB[®] C30 C compiler provides a defined library procedure (builtin_write_NVM) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

<pre>//Disable Interrupts For 5 instru asm volatile("disi #5"); //Issue Unlock Sequence</pre>	lctions
asm volatile("mov #0x55, W0	\n"
"mov W0, NVMKEY	\n"
"mov #0xAA, W1	\n"
"mov W1, NVMKEY	\n");
// Perform Write/Erase operations	5
asm volatile ("bset NVMCON, #WR	\n"
"nop	\n"
"nop	\n");

PIC24FV32KA304 FAMILY

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER							
R/S-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY		_	—	
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0
bit 7							bit 0
r							
Legend:		HC = Hardware	Clearable bit	U = Unimple	mented bit, re	ead as '0'	
R = Readable	e bit	W = Writable bit		S = Settable	bit		
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cl	eared	x = Bit is unk	nown
bit 15 bit 14	bit 15 WR: Write Control bit (program or erase) 1 = Initiates a data EEPROM erase or write cycle (can be set but not cleared in software) 0 = Write cycle is complete (cleared automatically by hardware) bit 14 WREN: Write Enable bit (erase or program) 1 = Enable an erase or program operation						
	-	tion allowed (devi	ce clears this bit	on completion	of the write/e	erase operatio	n)
 bit 13 WRERR: Flash Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or WDT Reset during programming operation) 0 = The write operation completed successfully 							
bit 12 PGMONLY: Program Only Enable bit 1 = Write operation is executed without erasing target address(es) first 0 = Automatic erase-before-write. Write operations are preceded automatically by an erase of target address(es).							
bit 11-7	Unimplemen	ted: Read as '0'					
bit 6	-						
bit 5-0							
Erase Operations (when ERASE bit is '1'): 011010 = Erase 8 words 011001 = Erase 4 words 011000 = Erase 1 word 0100xx = Erase entire data EEPROM Programming Operations (when ERASE bit is '0'): 001xx = Write 1 word							

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER


6.3 NVM Address Register

As with Flash program memory, the NVM Address Registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space; instead, they directly capture the EA<23:0> of the last table write instruction that has been executed and selects the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", are unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



6.4 Data EEPROM Operations

The EEPROM block is accessed using table read and write operations similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address is valid only). The following programming operations can be performed on the data EEPROM:

- Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

Note 1: Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.

2: The C30 C compiler includes library procedures to automatically perform the table read and table write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the C30 compiler libraries.

6.4.1 ERASE DATA EEPROM

The data EEPROM can be fully erased, or can be partially erased, at three different sizes: one word, four words or eight words. The bits, NVMOP<1:0> (NVMCON<1:0>), decide the number of words to be erased. To erase partially from the data EEPROM, the following sequence must be followed:

- 1. Configure NVMCON to erase the required number of words: one, four or eight.
- 2. Load TBLPAG and WREG with the EEPROM address to be erased.
- 3. Clear NVMIF status bit and enable the NVM interrupt (optional).
- 4. Write the key sequence to NVMKEY.
- 5. Set the WR bit to begin erase cycle.
- 6. Either poll the WR bit or wait for the NVM interrupt (NVMIF set).

EXAMPLE 6-2: SINGLE-WORD ERASE

A typical erase sequence is provided in Example 6-2. This example shows how to do a one-word erase. Similarly, a four-word erase and an eight-word erase can be done. This example uses C library procedures to manage the Table Pointer (builtin_tblpage and builtin_tbloffset) and the Erase Page Pointer (builtin_tblwt1). The memory unlock sequence (builtin_write_NVM) also sets the WR bit to initiate the operation and returns control when complete.

```
int __attribute__ ((space(eedata))) eeData = 0x1234; // Global variable located in EEPROM
   unsigned int offset;
    // Set up NVMCON to erase one word of data EEPROM
   NVMCON = 0 \times 4058;
   // Set up a pointer to the EEPROM location to be erased
   TBLPAG = __builtin_tblpage(&eeData);
                                           // Initialize EE Data page pointer
   offset = __builtin_tbloffset(&eeData);
                                                    // Initizlize lower word of address
   __builtin_tblwtl(offset, 0);
                                                    // Write EEPROM data to write latch
   asm volatile ("disi #5");
                                                    // Disable Interrupts For 5 Instructions
    __builtin_write_NVM();
                                                     // Issue Unlock Sequence & Start Write Cycle
   while(NVMCONbits.WR=1);
                                                     // Optional: Poll WR bit to wait for
                                                     // write sequence to complete
```

6.4.1.1 Data EEPROM Bulk Erase

To erase the entire data EEPROM (bulk erase), the address registers do not need to be configured because this operation affects the entire data EEPROM. The following sequence helps in performing a bulk erase:

- 1. Configure NVMCON to Bulk Erase mode.
- 2. Clear NVMIF status bit and enable NVM interrupt (optional).
- 3. Write the key sequence to NVMKEY.
- 4. Set the WR bit to begin erase cycle.
- 5. Either poll the WR bit or wait for the NVM interrupt (NVMIF set).

A typical bulk erase sequence is provided in Example 6-3.

6.4.2 SINGLE-WORD WRITE

To write a single word in the data EEPROM, the following sequence must be followed:

- Erase one data EEPROM word (as mentioned in the previous section) if PGMONLY bit (NVMCON<12>) is set to '1'.
- 2. Write the data word into the data EEPROM latch.
- 3. Program the data word into the EEPROM:
 - Configure the NVMCON register to program one EEPROM word (NVMCON<5:0> = 0001xx).
 - Clear NVMIF status bit and enable NVM interrupt (optional).
 - Write the key sequence to NVMKEY.
 - Set the WR bit to begin erase cycle.
 - Either poll the WR bit or wait for the NVM interrupt (NVMIF set).
 - To get cleared, wait until NVMIF is set.

A typical single-word write sequence is provided in Example 6-4.

EXAMPLE 6-3: DATA EEPROM BULK ERASE

// Set up NVMCON to bulk erase the data EEPROM NVMCON = 0×4050 ;

// Disable Interrupts For 5 Instructions
asm volatile ("disi #5");

// Issue Unlock Sequence and Start Erase Cycle
__builtin_write_NVM();

EXAMPLE 6-4: SINGLE-WORD WRITE TO DATA EEPROM

<pre>intattribute ((space(eedata))) eeData = 0x1234; int newData; unsigned int offset;</pre>	// Global variable located in EEPROM // New data to write to EEPROM
// Set up NVMCON to erase one word of data EEPROM NVMCON = $0x4004;$	
// Set up a pointer to the EEPROM location to be e	rased
<pre>TBLPAG =builtin_tblpage(&eeData);</pre>	// Initialize EE Data page pointer
offset =builtin_tbloffset(&eeData);	<pre>// Initizlize lower word of address</pre>
builtin_tblwtl(offset, newData);	// Write EEPROM data to write latch
asm volatile ("disi #5");	// Disable Interrupts For 5 Instructions
builtin_write_NVM();	// Issue Unlock Sequence & Start Write Cycle
while(NVMCONbits.WR=1);	// Optional: Poll WR bit to wait for
	// write sequence to complete

PIC24FV32KA304 FAMILY

6.4.3 READING THE DATA EEPROM

To read a word from data EEPROM, the table read instruction is used. Since the EEPROM array is only 16 bits wide, only the TBLRDL instruction is needed. The read operation is performed by loading TBLPAG and WREG with the address of the EEPROM location followed by a TBLRDL instruction.

A typical read sequence, using the Table Pointer management (builtin_tblpage and builtin_tbloffset) and table read (builtin_tblrdl) procedures from the C30 compiler library, is provided in Example 6-5.

Program Space Visibility (PSV) can also be used to read locations in the data EEPROM.

EXAMPLE 6-5: READING THE DATA EEPROM USING THE TBLRD COMMAND

<pre>intattribute ((space(eedata))) eeData = 0x1234; int data; // Data read from EEPRO</pre>	
unsigned int offset;	M
// Set up a pointer to the EEPROM location to be	erased
<pre>TBLPAG =builtin_tblpage(&eeData);</pre>	// Initialize EE Data page pointer
offset =builtin_tbloffset(&eeData);	<pre>// Initizlize lower word of address</pre>
<pre>data =builtin_tblrdl(offset);</pre>	// Write EEPROM data to write latch

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Resets, refer to the *"PIC24F Family Reference Manual"*, Section 40. "Reset with Programmable Brown-out Reset" (DS39728).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDTR: Watchdog Timer Reset
- · BOR: Brown-out Reset
- Low-Power BOR/Deep Sleep BOR
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on Power-on Reset (POR) and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A POR will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



R/W-0, H		R/W-0	R/W-0	U-0	R/C-0, HS	R/W-0	R/W-0			
TRAPR	IOPUWR	SBOREN	LVREN ⁽³⁾	—	DPSLP	CM	PMSLP			
bit 15							bit 8			
R/W-0, H	S R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS			
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR			
bit 7		0				2011	bit C			
Logondi		C = Clearable	hit		re Settable bit					
Legend: R = Reada	able hit	W = Writable			nented bit, read	ae 'O'				
-n = Value		'1' = Bit is set	Л	'0' = Bit is cle		x = Bit is unkn	own			
					urcu		own			
bit 15	TRAPR: Trap	Reset Flag bit								
		onflict Reset has								
		onflict Reset has								
bit 14		gal Opcode or l			-					
			on, an illegal a	ddress mode o	or uninitialized V	V register used	as an Address			
		aused a Reset l opcode or unin	itialized W/ Re	set has not oc	purred					
bit 13	-	oftware Enable/E			Junea					
		rned on in softw								
		rned off in softw								
bit 12	LVREN: Low-	Voltage Sleep N	/lode ⁽³⁾							
					Voltage Regulat					
	-			he main voltag	je regulator (HV	REG) during SI	eep ⁽³⁾			
bit 11		ted: Read as '0								
bit 10	-	o Sleep Mode F	-							
		ep has occurred								
bit 9	-	ep has not occu ation Word Misr		lag hit						
bit 0	-	CM: Configuration Word Mismatch Reset Flag bit 1 = A Configuration Word Mismatch Reset has occurred								
		ration Word Mis			ed					
bit 8	-	gram Memory Po								
	1 = Program	memory bias vo	Itage remains	powered durin	g Sleep					
	-			down during S	leep and voltage	regulator enters	Standby mode			
bit 7		nal Reset (MCLF	,							
		Clear (pin) Res								
L:1 0		Clear (pin) Res		urred						
bit 6		re Reset (Instru								
		instruction has I instruction has r								
bit 5		oftware Enable/[
	1 = WDT is e									
	0 = WDT is di									
Note 1:	All of the Reset	•	be set or clear	ed in software.	Setting one of th	nese bits in soft	ware does not			
0.	cause a device		+ io (1) /	rommod) the		anablad reserve	lloop of the			
2:	If the FWDTEN SWDTEN bit se	-	t is '1' (unprog	frammed), the	vvu is always	enabled, regard	liess of the			
_		uniy.								

REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾

3: On PIC24FV32KA3xx parts only, not used on PIC24F32KA3XX.

REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT time-out has occurred
	0 = WDT time-out has not occurred
bit 3	SLEEP: Wake-up from Sleep Flag bit
	1 = Device has been in Sleep mode
	0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit
	1 = Device has been in Idle mode
	0 = Device has not been in Idle mode
bit 1	BOR: Brown-out Reset Flag bit
	1 = A Brown-out Reset has occurred (the BOR is also set after a POR)
	0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit
	1 = A Power-up Reset has occurred
	0 = A Power-up Reset has not occurred

- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** On PIC24FV32KA3xx parts only, not used on PIC24F32KA3XX.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	_
POR (RCON<0>)	POR	_
DPSLP (RCON<10>)	PWRSAV #SLEEP instruction with DSCON <dsen> set</dsen>	POR

TABLE 7-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. For more information, see Section 9.0 "Oscillator Configuration".

TABLE 7-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC Configuration bits
BOR	(FNOSC<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁶⁾	EC	TPOR + TPWRT	_	1, 2
	FRC, FRCDIV	TPOR + TPWRT	TFRC	1, 2, 3
	LPRC	TPOR + TPWRT	TLPRC	1, 2, 3
	ECPLL	TPOR + TPWRT	TLOCK	1, 2, 4
	FRCPLL	TPOR + TPWRT	TFRC + TLOCK	1, 2, 3, 4
	XT, HS, SOSC	TPOR+ TPWRT	Тоѕт	1, 2, 5
	XTPLL, HSPLL	TPOR + TPWRT	TOST + TLOCK	1, 2, 4, 5
BOR	EC	Tpwrt		2
	FRC, FRCDIV	Tpwrt	TFRC	2, 3
	LPRC	Tpwrt	TLPRC	2, 3
	ECPLL	Tpwrt	TLOCK	2, 4
	FRCPLL	Tpwrt	TFRC + TLOCK	2, 3, 4
	XT, HS, SOSC	TPWRT	Tost	2, 5
	XTPLL, HSPLL	Tpwrt	TFRC + TLOCK	2, 3, 4
All Others	Any Clock	—	—	None

TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay.

2: TPWRT = 64 ms nominal if the Power-up Timer is enabled; otherwise, it is zero.

3: TFRC and TLPRC = RC Oscillator start-up times.

4: TLOCK = PLL lock time.

5: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing oscillator clock to the system.

6: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 29.0 "Electrical Characteristics".

7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in the Flash Configuration Word (FOSCSEL); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.4 Deep Sleep BOR (DSBOR)

Deep Sleep BOR is a very low-power BOR circuitry, used when the device is in Deep Sleep mode. Due to low current consumption, accuracy may vary.

The DSBOR trip point is around 2.0V. DSBOR is enabled by configuring DSLPBOR (FDS<6>) = 1. DSLPBOR will re-arm the POR to ensure the device will reset if VDD drops below the POR threshold.

7.5 Brown-out Reset (BOR)

The PIC24FV32KA304 family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold; then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the power-up timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the BOR Reset does not automatically enable the PWRT.

7.5.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<13>). Setting SBOREN enables the BOR to function as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note: Even when the BOR is under software control, the BOR Reset voltage level is still set by the BORV<1:0> Configuration bits. It can not be changed in software.

7.5.2 DETECTING BOR

When BOR is enabled, the BOR bit (RCON<1>) is always reset to '1' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR and BOR bits are reset to '0' in the software immediately after any POR event. If the BOR bit is '1' while POR is '0', it can be reliably assumed that a BOR event has occurred.

Note: Even when the device exits from Deep Sleep mode, both the POR and BOR are set.

7.5.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, BOR remains under hardware control and operates as previously described. However, whenever the device enters Sleep mode, BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

Note: BOR levels differ depending on device type; PIC24FV32KA3XX devices are at different levels than those of PIC24F32KA3XX devices. See Section 29.0 "Electrical Characteristics" for BOR voltage levels.

8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Interrupt Controller, refer to the *"PIC24F Family Reference Manual"*, Section 8. "Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- · Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

8.1 Interrupt Vector (IVT) Table

The IVT is shown in Figure 8-1. The IVT resides in the program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus, up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FV32KA304 family devices implement non-maskable traps and unique interrupts; these are summarized in Table 8-1 and Table 8-2.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE (AIVT)

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run-time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the Program Counter (PC) to zero. The microcontroller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects the program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction Reset – GOTO Address	000000h 000002h	
	Reserved	000004h	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000014h]
	Interrupt Vector 1		
	Interrupt Vector 52	00007Ch	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	00007Eh	Interrupt vector Table (IVI)
	Interrupt Vector 54	000080h	
	_		
	_		
	Interrupt Vector 116	0000FCh	
	Interrupt Vector 117	0000FEh	
	Reserved	000100h	
	Reserved	000102h	
	Reserved		
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector	_	
	Reserved	_	
	Reserved		7
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1	_	
		_	
		_	Alternate Interrupt Vector Table (AIVT) ⁽¹
	Interrupt Vector 52	00017Ch	Alternate interrupt vector Table (AIVT)
	Interrupt Vector 52	00017Eh	
	Interrupt Vector 55	000180h	
		00010011	
		_	
	Interrupt Vector 116	_	
*	Interrupt Vector 117	0001FEh	
,	Start of Code	000200h	
		200-2001	

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

TABLE 8-1: TRAP VECTOR DETAILS

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

Interment Course		IV/T Address	AIVT	In	Interrupt Bit Locations			
Interrupt Source	Vector Number	IVT Address	Address	Flag	Enable	Priority		
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>		
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>		
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>		
СТМИ	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>		
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>		
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>		
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>		
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>		
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>		
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>		
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>		
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>		
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>		
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>		
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>		
HLVD (High/Low-Voltage Detect)	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC17<2:0>		
NVM – NVM Write Complete	15	000032h	000132h	IFS0<15>	IEC0<15>	IPC3<14:12>		
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>		
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>		
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>		
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>		
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>		
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>		
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<2>	IPC8<2:0>		
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>		
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>		
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>		
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>		
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>		
Timer5	28	00004Ch	00015Ch	IFS1<12>	IEC1<12>	IPC7<2:0>		
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>		
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>		
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>		
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>		
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>		
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>		
Ultra Low-Power Wake-up	80	0000B4h	0001B4h	IFS5<0>	IEC5<0>	IPC20<2:0>		

8.3 Interrupt Control and Status Registers

The PIC24FV32KA304 family of devices implements a total of 22 registers for the interrupt controller:

- INTCON1
- INTCON2
- · IFS0, IFS1, IFS3 and IFS4
- · IEC0, IEC1, IEC3 and IEC4
- IPC0 through IPC5, IPC7 and IPC15 through IPC19
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIV table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence listed in Table 8-2. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. The INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits are in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All interrupt registers are described in Register 8-1 through Register 8-33, in the following sections.

REGISTER 8-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	—	—	—	—	DC ⁽¹⁾
bit 15							bit 8

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
bit r o	<pre>111 = CPU interrupt priority level is 7 (15); user interrupts disabled 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13) 100 = CPU interrupt priority level is 4 (12) 011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10)</pre>
	001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8)

Note 1: See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.

- **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
- **3:** The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
_	—	—	—	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—
bit 7	-						bit 0
Legend:		C = Clearable	e bit	HSC = Hardw	are Settable/C	learable bit	
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-4	Unimpleme	nted: Read as '	o'				
hit 2		atawa wat Daiaaitu	Loval Ctatus hi	(2)			

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

bit 1-0 Unimplemented: Read as '0'

Note 1: See Register 3-2 for the description of this bit, which is not dedicated to interrupt control functions.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

Note: Bit 2 is described in Section 3.0 "CPU".

REGISTER	8-3: INTC	ON1: INTER	RUPICONIE	KOL REGISTI	ER 1		
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	—	_	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
			MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit 0
1			0-#-bl- bit				
Legend:	I		are Settable bit			l (0)	
R = Readab		W = Writable			nented bit, read		
-n = Value a	t POR	'1' = Bit is se	T	'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15		rrupt Nesting	Diaabla bit				
DIC 15		nesting is disa					
		nesting is enal					
bit 14-5	Unimplemen	ted: Read as	' 0'				
bit 4	MATHERR: A	Arithmetic Erro	r Trap Status bi	t			
	1 = Overflow	trap has occu	rred				
	0 = Overflow	trap has not o	ccurred				
bit 3			Trap Status bit				
		error trap has error trap has					
bit 2		ack Error Trap					
		or trap has occ					
		or trap has not					
bit 1	OSCFAIL: OS	scillator Failur	e Trap Status bit	t			
		failure trap ha					
			as not occurred				
bit 0	Unimplemen	ted: Read as	'0'				

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

U-0 U-0 U-0 U-0 R/W-0 R/W-0 - - - - INT2EP INT1EP INT0EP	REGISTER	8-4: INICO	ON2: INTERR	UPI CONT	ROL REGIST	ER2		
bit 15 bit 15 bit 15 bit 10 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 INT2EP INT1EP INT0EP bit 7 bit 10 U = Unimplemented bit, read as '0' - 1 = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown 10 U = Use Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) vector table bit 1 = DISI Instruction Status bit 1 = DISI Instruction is active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge 0 = Interrupt on negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0 negative edge 0 = Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt 0	R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0
U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 - - - - - INT2EP INT1EP INT0EP bit 7 bit - - - - - bit Legend: HSC = Hardware Settable/Clearable bit U = Unimplemented bit, read as '0' bit - - - bit Image: Settable bit W = Writable bit U = Unimplemented bit, read as '0' -	ALTIVT	DISI	—	_	_	—	—	
- - - INT2EP INT2EP INT2EP INT2EP bit 7 - - - - - bit Legend: HSC = Hardware Settable/Clearable bit Bit U = Unimplemented bit, read as '0' - -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table bit - 0 = Use standard (default) vector table 0 = Use standard (default) vector table - - bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is not active - - bit 13-3 Unimplemented: Read as '0' - - - - - bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on positive edge - - - - bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on positive edge - - - - bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on positive edge - - - -	bit 15							bit 8
- - - INT2EP INT2EP INT2EP INT2EP bit 7 - - - - - bit Legend: HSC = Hardware Settable/Clearable bit U = Unimplemented bit, read as '0' - - - - - bit Legend: HSC = Hardware Settable/Clearable bit U = Unimplemented bit, read as '0' - - - - - - - bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown -								
bit 7 bi Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table bit bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is not active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit bit 2 INT2EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge bit 1 INTOEP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge bit 0 INTOEP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table 0 = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0 = Use standard (default) vector Table 0 = Use standard (default) vector table bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' 0 = DISI instruction is not active 0 = DISI instruction negative edge bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge	—		—	—	—	INT2EP	INT1EP	INT0EP
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0 = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0 = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0 = Bit is unknown x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0 = Use standard (default) vector Table 0 0 = Use standard (default) vector table 0 = Use standard (default) vector table 0 = Use standard (default) vector table bit 14 DISI: DISI Instruction is active 0 = DISI instruction is not active 0 bit 13-3 Unimplemented: Read as '0' 0 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 1 = Interrupt on negative edge 0 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0E	bit 7							bit C
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table 0 = Use standard (default) vector Table 0 = Use standard (default) vector table 0 = Use standard (default) vector table 0 bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is not active 0 = DISI instruction is not active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 0 = Interrupt on negative edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 1 = Interrupt on negative edge								
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) vector table 0 = Use standard (default) vector table bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on positive edge 0 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on positive edge 0 = Interrupt on positive edge	-		HSC = Hardwa	are Settable/C	clearable bit			
bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) vector Table bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit	R = Readabl	le bit	W = Writable b	bit	U = Unimple	mented bit, read	d as '0'	
1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) vector table bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as '0' bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge 0 = Interrupt on negative edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on positive edge 0 = Interrupt on positive edge 0 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 1 = Interrupt on negative edge	-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on negative edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 1 = Interrupt on negative edge		0 = Use stand DISI: DISI In 1 = DISI inst 0 = DISI inst	lard (default) ve struction Status ruction is active ruction is not ac	ector table bit ctive				
 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 		•						
 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 	bit 2	1 = Interrupt of	on negative edg	e	Polarity Select	bit		
1 = Interrupt on negative edge	bit 1	1 = Interrupt o	on negative edg	e	Polarity Select	bit		
	bit 0	1 = Interrupt o	on negative edg	e	Polarity Select	bit		

R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS			
NVMIF	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF			
oit 15						•	bit 8			
R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS			
T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INTOIF			
bit 7						•	bit 0			
Legend:		HS = Hardwa	re Settable bit							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15	NVMIF: NVM	Interrupt Flag	Status bit							
	•	request has occ								
	-	request has not								
bit 14	-	ted: Read as '								
bit 13				Flag Status bit						
		request has occ								
bit 12	-	request has not RT1 Transmitter		Statue hit						
אנוב		request has occ		JIAIUS DIL						
		request has not								
pit 11	•	RT1 Receiver Ir		atus bit						
		request has occ								
	•	equest has not								
oit 10	SPI1IF: SPI1	Event Interrupt	Flag Status bi	t						
		request has occ								
hit O	-	request has not		•						
oit 9		I Fault Interrupt request has occ	•	L						
		request has not								
bit 8	-	-								
	T3IF: Timer3 Interrupt Flag Status bit 1 = Interrupt request has occurred									
		equest has not								
bit 7	T2IF: Timer2	Interrupt Flag S	Status bit							
		request has occ								
	•	request has not								
bit 6				pt Flag Status b	pit					
	-	request has occ								
-:	-	request has not								
bit 5	-	Capture Channe		ag Status bit						
		request has occ request has not								
bit 4	-	ted: Read as '								
oit 3	-	Interrupt Flag S								
		request has occ								
	•	request has not								
bit 2	-	-		pt Flag Status b	bit					
	1 = Interrupt i	-								
			Junica							

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0, HS	U-0	R/W-0, HS	U-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	—	OC3IF	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0	R/W-0
—	—	-	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	U2TXIF: UART2 Transmitter Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 14	U2RXIF: UART2 Receiver Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13	INT2IF: External Interrupt 2 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 12	T5IF: Timer5 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 11	T4IF: Timer4 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 10	Unimplemented: Read as '0'
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 8-5	Unimplemented: Read as '0'
bit 4	INT1IF: External Interrupt 1 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 3	CNIF: Input Change Notification Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 1	MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0, HS	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS
—	—	IC3IF	—	—	—	SPI2IF	SPF2IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6	Unimplemented: Read as '0'
bit 5	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 4-2	Unimplemented: Read as '0'
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SPF2IF: SPI2 Fault Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0, HS	U-0	U-0	U-0	U-0	U-0	U-0	
	RTCIF	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0	
	<u> </u>	<u> </u>			MI2C2IF	SI2C2IF		
bit 7							bit 0	
Legend:		HS = Hardwa	re Settable bit					
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown		
bit 15	Unimplemen	ted: Read as '	כי					
bit 14	RTCIF: Real-	Time Clock and	d Calendar Inte	rrupt Flag State	us bit			
		equest has occ						
	0 = Interrupt r	equest has not	occurred					
bit 13-3	Unimplemen	ted: Read as '	כ'					
bit 2		ster I2C2 Event	1 0	Status bit				
	1 = Interrupt request has occurred							
	0 = Interrupt request has not occurred							
bit 1	SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred							
		equest has oct						
bit 0	-	ted: Read as '						
· · · ·			-					

- - CTMUIF - - - HLVDIF bit 15 bit bit - - - HLVDIF U-0 U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS U-0 - - - - CRCIF U2ERIF U1ERIF -	REGISTER	R 8-9: IFS4:	INTERRUPT	FLAG STAT	US REGISTE	R 4		
bit 15 bit U-0 U-0 U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS U-0 CRCIF U2ERIF U1ERIF - bit 7 bit Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 12-9 Unimplemented: Read as '0' bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 7-4 Unimplemented: Read as '0' bit 3 CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 DIERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 DIERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 DIERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 DIERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has	U-0	U-0	R/W-0, HS	U-0	U-0	U-0	U-0	R/W-0, HS
U-0 U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS U-0 — — — CRCIF U2ERIF U1ERIF — bit 7 bit bit bit U=0 U=0 CRCIF U2ERIF U1ERIF — bit 7 bit U=0		—	CTMUIF	_	—	—		HLVDIF
- - CRCIF U2ERIF U1ERIF - bit 7 bit bit 7 bit Legend: HS = Hardware Settable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred bit 12-9 Unimplemented: Read as '0' bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit bit 7.4 Unimplemented: Read as '0' bit 3 CRCIF: CRC Generator Interrupt Flag Status bit bit 7.4 Unimplemented: Read as '0' bit 3 CRCIF: CRC Generator Interrupt Flag Status bit bit 7.4 Unimplemented: Read as '0' bit 3 CRCIF: CRC Generator Interrupt Flag Status bit bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 U2ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occur	bit 15							bit 8
bit 7 bit Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred bit 12 Unimplemented: Read as '0' bit 12-9 Unimplemented: Read as '0' bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7-4 Unimplemented: Read as '0' bit 3 bit 7-4 Unimplemented: Read as '0' bit 1 bit 2 U2ERIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred bit 1 <	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred bit 12-9 Unimplemented: Read as '0' bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7-4 Unimplemented: Read as '0' bit 3 CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request		—	—		CRCIF	U2ERIF	U1ERIF	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 bit 12-9 Unimplemented: Read as '0' bit 12-9 bit 18 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 bit 7-4 Unimplemented: Read as '0' bit 7-4 bit 7-4 Unimplemented: Read as '0' bit 3 cRcIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 <td>bit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit C</td>	bit 7							bit C
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 bit 12-9 Unimplemented: Read as '0' bit 12-9 bit 18 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 bit 7-4 Unimplemented: Read as '0' bit 7-4 bit 7-4 Unimplemented: Read as '0' bit 3 cRcIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 <td>Legend:</td> <td></td> <td>HS = Hardware</td> <td>e Settable bit</td> <td></td> <td></td> <td></td> <td></td>	Legend:		HS = Hardware	e Settable bit				
bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12-9 Unimplemented: Read as '0' bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7-4 Unimplemented: Read as '0' bit 3 CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 3 CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 Interrupt request has occurred	-	ole bit	W = Writable b	oit	U = Unimplem	nented bit, read	d as '0'	
bit 13CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 12-9Unimplemented: Read as '0' bit 8bit 12-9HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 7-4Unimplemented: Read as '0' bit 3bit 3CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurredbit 2U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 1U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurredbit 1DI TERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred	-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 3 CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred	bit 13 bit 12-9 bit 8	CTMUIF: CT 1 = Interrupt 0 = Interrupt Unimplemer HLVDIF: Hig 1 = Interrupt 0 = Interrupt	MU Interrupt Fla request has occu request has not a nted: Read as '0 h/Low-Voltage D request has occu request has not a	g Status bit urred occurred , etect Interrup urred occurred	t Flag Status bi	i		
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred		CRCIF: CRC 1 = Interrupt	Generator Inter	rupt Flag Stati urred	us bit			
1 = Interrupt request has occurred 0 = Interrupt request has not occurred	bit 2	1 = Interrupt	U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred					
bit 0 Unimplemented: Read as '0'	bit 1	1 = Interrupt	request has occu	urred	s bit			
	bit 0	Unimplemer	ted: Read as '0	,				

REGISTER	6-10. IF35.	INTERROFT	FLAG STAT	US REGISTE	.K J		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	—	—	—	—	ULPWUIF
bit 7							bit 0
Legend:		HS = Hardwa	re Settable bit				
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			known

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0						
R/W-0	U-0 R/W-0 R/V	V-0 R/W-0	R/W-0	R/W-0	R/W-0	
NVMIE	— AD1IE U1T	XIE U1RXIE	SPI1IE	SPF1IE	T3IE	
bit 15					bit 8	
R/W-0	R/W-0 R/W-0 U-	-0 R/W-0	R/W-0	R/W-0	R/W-0	
T2IE	OC2IE IC2IE -	– T1IE	OC1IE	IC1IE	INTOIE	
bit 7				IOTIL	bit 0	
Legend:						
R = Readabl	e bit W = Writable bit	U = Unimple	emented bit, rea	d as '0'		
-n = Value at	POR '1' = Bit is set	'0' = Bit is cl	eared	x = Bit is unkn	own	
bit 15	NVMIE: NVM Interrupt Enable bit					
	1 = Interrupt request is enabled					
bit 14	0 = Interrupt request is not enabled					
bit 14 bit 13	Unimplemented: Read as '0' AD1IE: A/D Conversion Complete In	torrupt Enchlo hit				
DIC 15	1 = Interrupt request is enabled	iterrupt Errable bit				
	0 = Interrupt request is enabled					
bit 12	U1TXIE: UART1 Transmitter Interrup	ot Enable bit				
	1 = Interrupt request is enabled					
	0 = Interrupt request is not enabled					
bit 11	U1RXIE: UART1 Receiver Interrupt	Enable bit				
	1 = Interrupt request is enabled					
	0 = Interrupt request is not enabled					
bit 10	SPI1IE: SPI1 Transfer Complete Inte	errupt Enable bit				
	1 = Interrupt request is enabled					
h:1 0	0 = Interrupt request is not enabled	L:1				
bit 9	SPF1IE: SPI1 Fault Interrupt Enable	DIT				
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 					
bit 8	T3IE: Timer3 Interrupt Enable bit					
bit o	1 = Interrupt request is enabled					
	0 = Interrupt request is enabled					
bit 7	T2IE: Timer2 Interrupt Enable bit					
	1 = Interrupt request is enabled					
	0 = Interrupt request is not enabled					
bit 6	OC2IE: Output Compare Channel 2	Interrupt Enable bit				
	1 = Interrupt request is enabled					
hit E	0 = Interrupt request is not enabled	munt Enchla hit				
bit 5	IC2IE: Input Capture Channel 2 Inter	rupt Enable bit				
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 					
bit 4	Unimplemented: Read as '0'					
bit 3	T1IE: Timer1 Interrupt Enable bit					
	1 = Interrupt request is enabled					
	· ·					
	0 = Interrupt request is not enabled					
bit 2	0 = Interrupt request is not enabledOC1IE: Output Compare Channel 1	Interrupt Enable bit				
bit 2	 0 = Interrupt request is not enabled OC1IE: Output Compare Channel 1 1 = Interrupt request is enabled 	Interrupt Enable bit				

REGISTER 8-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

REGISTER 8-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE		OC3IE			
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		<u> </u>	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable b	bit	-	nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15		TO Transmittar	Interrupt Engl	ala hit					
DIL 15		RT2 Transmitter request is enabl	-						
		equest is not er							
bit 14	-	RT2 Receiver In		bit					
		equest is enabl	•						
		equest is not er							
bit 13	INT2IE: Exter	nal Interrupt 2	Enable bit						
	1 = Interrupt r	equest is enabl	ed						
	-	equest is not er							
bit 12		Interrupt Enable							
		equest is enabl							
L:1 11	-	equest is not er							
bit 11		Interrupt Enable							
		1 = Interrupt request is enabled							
bit 10	-	0 = Interrupt request is not enabled Unimplemented: Read as '0'							
bit 9	-	ut Compare 3 In		e bit					
	•	equest is enabl	•						
		equest is not er							
bit 8-5	Unimplemen	ted: Read as '0	3						
bit 4	INT1IE: Exter	nal Interrupt 1	Enable bit						
	1 = Interrupt r	equest is enabl	ed						
		equest is not er							
bit 3	•	Change Notificat	•	inable bit					
		equest is enabl							
h # 0	-	equest is not er							
bit 2	=	arator Interrupt							
		equest is enabl equest is not er							

REGISTER 8-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

bit 1	MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 0	SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled

REGISTER 8-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		•					bit 8
11-0	11_0		11_0	11_0	11_0		P///_0

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	IC3IE	—	—	_	SPI2IE	SPF2IE
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5	IC3IE: Input Capture Channel 3 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 4-2	Unimplemented: Read as '0'
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	SPF2IE: SPI2 Fault Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	RTCIE	—	—	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
	_		—		MI2C2IE	SI2C2IE	_	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set	= Bit is set		ared	x = Bit is unknown		
bit 15	Unimplement	ted: Read as ')'					
bit 14	RTCIE: Real-	Time Clock and	d Calendar Inte	errupt Enable bi	t			
		equest is enab						
	0 = Interrupt r	equest is not e	nabled					
bit 13-3	Unimplement	ted: Read as ')'					
bit 2	MI2C2IE: Mas	ster I2C2 Event	t Interrupt Enal	ole bit				
	1 = Interrupt request is enabled							
	0 = Interrupt request is not enabled							
bit 1	SI2C2IE: Slav	/e I2C2 Event I	nterrupt Enable	e bit				
		equest is enab						
	•	equest is not e						
bit 0	Unimplement	ted: Read as 'o)'					

REGISTER 8-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

REGISTER	8-15: IEC4	: INTERRUPT	ENABLE CO	ONTROL REC	GISTER 4					
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
—	—	CTMUIE	—	—	—	—	HLVDIE			
bit 15				-			bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
		—	_	CRCIE	U2ERIE	U1ERIE				
bit 7							bit (
						_				
Legend:										
R = Readab	ole bit	W = Writable b	bit	•	nented bit, read	1 as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-14	Unimplemen	ted: Read as '0	3							
bit 13	CTMUIE: CTMU Interrupt Enable bit									
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 									
bit 12-9	•	•								
bit 8	•	Unimplemented: Read as '0'								
DILO	HLVDIE: High/Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request is enabled									
	0 = Interrupt request is not enabled									
bit 7-4	•	nted: Read as '0								
bit 3	CRCIE: CRC	Generator Inter	rupt Enable b	it						
		1 = Interrupt request is enabled								
	0 = Interrupt	request is not er	nabled							
bit 2	U2ERIE: UART2 Error Interrupt Enable bit									
	1 = Interrupt request is enabled									
	0 = Interrupt request is not enabled									
bit 1		RT1 Error Interru	•							
		request is enabl request is not er								
bit 0		ited: Read as '0								
	Sumplemen									

REGISTER 8-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

REGISTER 8-16:	IEC5: INTERRUPT ENABLE CONTROL REGISTER 5
----------------	---

		-	-				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—	—	_	ULPWUIE
bit 7							bit 0
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	

R = Readable bit	vv = vvntable bit	O = Onimplemented bit, rea	das o
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0

ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable Bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER	8-17: IPC0	: INTERRUPT	PRIORITY (CONTROL RE	EGISTER 0					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable t	bit	-	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	-	nted: Read as '0								
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	111 = Interru	ipt is Priority 7 (r	highest priority	(interrupt)						
	• 001 = Interrupt is Priority 1									
	000 = Interrupt source is disabled									
bit 11	Unimplemented: Read as '0'									
bit 10-8	OC1IP<2:0>	: Output Compa	re Channel 1 I	nterrupt Priority	y bits					
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	• 001 - Interrupt is Priority 1									
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled									
bit 7		• •ted: Read as '0								
bit 6-4	-	Input Capture C		rupt Priority bits	S					
		ipt is Priority 7 (I		• •						
	•									
	•									
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled									
bit 3		nted: Read as '0								
bit 2-0	-	: External Interro		vite						
Dit 2-0		ipt is Priority 7 (h								
	•		ingricor priority	interrupt)						
	•									
		pt is Priority 1								
	000 = Interru	pt source is disa	abled							

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
	IC2IP2	IC2IP1	IC2IP0				0-0			
bit 7	102112	10211 1	10211 0				bit (
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
L:1 1 F	Unimalana	tod. Dood oo W	.,							
bit 15	-	nted: Read as '								
bit 14-12	T2IP<2:0>: Timer2 Interrupt Priority bits									
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	• • •									
		ıpt is Priority 1								
		ipt is Priority 1 ipt source is dis	abled							
bit 11	000 = Interru									
bit 11 bit 10-8	000 = Interru Unimplemer	pt source is dis)'	Interrupt Priorit	y bits					
	000 = Interru Unimplemer OC2IP<2:0>	ipt source is dis ited: Read as '(: Output Compa)' Ire Channel 2	•	y bits					
	000 = Interru Unimplemer OC2IP<2:0>	ipt source is dis ited: Read as '()' Ire Channel 2	•	y bits					
	000 = Interru Unimplemer OC2IP<2:0>	ipt source is dis ited: Read as '(: Output Compa)' Ire Channel 2	•	y bits					
	000 = Interru Unimplemer OC2IP<2:0> 111 = Interru	ipt source is dis nted: Read as '(: Output Compa ipt is Priority 7 ())' Ire Channel 2	•	y bits					
	000 = Interru Unimplemen OC2IP<2:0> 111 = Interru	ipt source is dis ited: Read as '(: Output Compa	₎ ' re Channel 2 highest priorit	•	y bits					
bit 10-8	000 = Intern Unimplemen OC2IP<2:0> 111 = Intern	ipt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis	₎ ' re Channel 2 highest priorit abled	•	y bits					
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0> 111 = Intern	ipt source is dis nted: Read as '(: Output Compa ipt is Priority 7 (ipt is Priority 1 ipt source is dis nted: Read as '(₎ , re Channel 2 highest priorit abled)	y interrupt)	y bits					
	000 = Interru Unimplemen OC2IP<2:0> 111 = Interru	ipt source is dis nted: Read as '(: Output Compa ipt is Priority 7 (ipt is Priority 1 ipt source is dis nted: Read as '(Capture Channe	₎ , re Channel 2 highest priorit abled), el 2 Interrupt I	ry interrupt) Priority bits	y bits					
bit 10-8 bit 7	000 = Interru Unimplemen OC2IP<2:0> 111 = Interru	ipt source is dis nted: Read as '(: Output Compa ipt is Priority 7 (ipt is Priority 1 ipt source is dis nted: Read as '(₎ , re Channel 2 highest priorit abled), el 2 Interrupt I	ry interrupt) Priority bits	y bits					
bit 10-8 bit 7	000 = Interru Unimplemen OC2IP<2:0> 111 = Interru	ipt source is dis nted: Read as '(: Output Compa ipt is Priority 7 (ipt is Priority 1 ipt source is dis nted: Read as '(Capture Channe	₎ , re Channel 2 highest priorit abled), el 2 Interrupt I	ry interrupt) Priority bits	y bits					
bit 10-8 bit 7	000 = Internu Unimplemen OC2IP<2:0> 111 = Internu 001 = Internu 000 = Internu Unimplemen IC2IP: Input 111 = Internu	ipt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Capture Channe upt is Priority 7 (₎ , re Channel 2 highest priorit abled), el 2 Interrupt I	ry interrupt) Priority bits	y bits					
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimplemen IC2IP: Input 111 = Intern 001 = Intern	ipt source is dis nted: Read as '(: Output Compa ipt is Priority 7 (ipt is Priority 1 ipt source is dis nted: Read as '(Capture Channe)' ire Channel 2 highest priorit abled)' el 2 Interrupt l highest priorit	ry interrupt) Priority bits	y bits					

REGISTER 8-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0				
bit 15		•	•			•	bit				
		D 444 0	D M U O		D 444 4	D 444 0	D 444 0				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	SPF1IP2	SPF1IP1	SPF1IP0	—	T3IP2	T3IP1	T3IP0				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplement	ted: Read as '	o'								
bit 14-12		: UART1 Rece		•							
	111 = Interrup	pt is Priority 7(highest priority	interrupt)							
	•										
	• • • • • • • • • • • • • • • • • • • •										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
bit 11	Unimplemented: Read as '0'										
bit 10-8	SPI1IP<2:0>:	SPI1 Event In	terrupt Priority	bits							
	111 = Interrup	pt is Priority 7(highest priority	interrupt)							
	•										
	•										
	001 = Interrup		abled								
bit 7	000 = Interrupt source is disabled Unimplemented: Read as '0'										
bit 6-4	-	: SPI1 Fault In		hite							
DIL 0-4		ot is Priority 7 (
	•	prist nonty / (nighest phonty	interrupt)							
	•										
	001 = Interrup										
	-	pt source is dis									
	Unimplement	Unimplemented: Read as '0'									
bit 3											
bit 3 bit 2-0	T3IP<2:0>: Ti	imer3 Interrupt	Priority bits								
		imer3 Interrupt pt is Priority 7 (-	interrupt)							
		-	-	nterrupt)							
bit 3 bit 2-0		pt is Priority 7(-	interrupt)							

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	NVMIP2	NVMIP1	NVMIP0		_		_			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0			
bit 7							bit			
Legend:										
R = Readal	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	-	ted: Read as '								
bit 14-12	NVMIP<2:0>: NVM Interrupt Priority bits									
	 111 = Interrupt is Priority 7 (highest priority interrupt) 									
	• 001 = Interrupt is Priority 1									
		pt source is dis	abled							
bit 11-7	Unimplemen	ted: Read as '	0'							
bit 6-4	AD1IP<2:0>: A/D Conversion Complete Interrupt Priority bits									
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)						
	•									
	•									
	001 = Interrupt is Priority 1									
bit 3	000 = Interrupt source is disabled									
bit 2-0	Unimplemented: Read as '0' U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits									
DIL 2-0		pt is Priority 7 (
	•		nighest phone	y mienupi)						
	•									
	001 = Interru	nt in Driarity 1								
		puis Phoney i								

REGISTER 8-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0				
oit 15							bit a				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	MI2C1P2	MI2C1P1	MI2C1P0	0-0	SI2C1P2	SI2C1P1	SI2C1P0				
bit 7	101120112				012011 2	0120111	bit				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value a	at POR	'1' = Bit is set	is set '0' = Bit is cleared x = Bit is unkn		nown						
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	-		lotification Inter	rupt Priority b	its						
	•	 111 = Interrupt is Priority 7 (highest priority interrupt) • 									
	•										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
bit 11		ited: Read as '									
bit 10-8	•			vite							
	CMIP<2:0>: Comparator Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•		(ingricor priority	interrupt)							
	•										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
bit 7	-	ted: Read as '									
bit 6-4	MI2C1P<2:0>: Master I2C1 Event Interrupt Priority bits										
	 111 = Interrupt is Priority 7 (highest priority interrupt) 										
		pt is Priority 1 pt source is dis	abled								
bit 3		ted: Read as '									
bit 2-0	-		vent Interrupt F	Priority bits							
			highest priority								
	•										
	•										
		pt is Priority 1 pt source is dis									

REGISTER 8-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7			bit C				
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown

bit 15-3 Unimplemented: Read as '0'

INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- :

bit 2-0

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	T4IP2	T4IP1	T4IP0	_	_		_		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	OC3IP2	OC3IP1	OC3IP0	—	—	—	_		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	Bit is unknown		
bit 15	Unimplemen	ted: Read as ')'						
bit 14-12		imer4 Interrupt	•						
	111 - Interru	ntio Driority 7 (
		puis Priority / (highest priority	/ interrupt)					
	• •	puis Phonity 7 (highest priority	/ interrupt)					
	•		highest priority	/ interrupt)					
	• • 001 = Interru			/ interrupt)					
bit 11-7	001 = Interru 000 = Interru	pt is Priority 1	abled	/ interrupt)					
bit 11-7 bit 6-4	001 = Interru 000 = Interru Unimplemen	pt is Priority 1 pt source is dis	abled						
	001 = Interru 000 = Interru Unimplemen OC3IP: Outpu	pt is Priority 1 pt source is dis ted: Read as '(abled)' annel 3 Interru	pt Priority bits					
	001 = Interru 000 = Interru Unimplemen OC3IP: Outpu	pt is Priority 1 pt source is dis ted: Read as 'd ut Compare Ch	abled)' annel 3 Interru	pt Priority bits					
	001 = Interru 000 = Interru Unimplemen OC3IP: Outpu 111 = Interru	pt is Priority 1 pt source is dis ted: Read as '(ut Compare Ch pt is Priority 7 (abled)' annel 3 Interru	pt Priority bits					
	001 = Interrup 000 = Interrup Unimplemen OC3IP: Outpu 111 = Interrup 001 = Interrup	pt is Priority 1 pt source is dis ted: Read as '(ut Compare Ch pt is Priority 7 (pt is Priority 1	abled ^{o'} annel 3 Interru highest priority	pt Priority bits					
	001 = Interru 000 = Interru Unimplemen OC3IP: Outpu 111 = Interru 001 = Interru 000 = Interru	pt is Priority 1 pt source is dis ted: Read as '(ut Compare Ch pt is Priority 7 (abled o' annel 3 Interru highest priority abled	pt Priority bits					

REGISTER	8-24: IPC7:	INTERRUPT	PRIORITY C	CONTROL RI	EGISTER 7					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	U2TXIP2	U2TXIP1	U2TXIP0	—	U2RXIP2	U2RXIP1	U2RXIP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0			
bit 7						l	bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as ')'							
bit 14-12	-	UART2 Trans		t Priority bits						
511112				-						
	 111 = Interrupt is Priority 7 (highest priority interrupt) • 									
	•									
	001 = Interru									
	•	pt source is dis								
bit 11	Unimplemen	ted: Read as '0)'							
bit 10-8	U2RXIP<2:0>	: UART2 Rece	iver Interrupt F	Priority bits						
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrup	pt is Priority 1 pt source is dis	ablad							
bit 7	-									
	-	ted: Read as '		:4-						
bit 6-4		External Interr								
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	• 001 = Interrupt is Priority 1									
		pt source is dis	abled							
bit 3		ted: Read as 'd								
bit 2-0										
		T5IP: Timer5 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)								
		nt is Priority 7 (highest priority	(interrupt)						
	•	pt is Priority 7 (highest priority	r interrupt)						
	•	pt is Priority 7 (highest priority	r interrupt)						
	001 = Interrup		highest priority	nterrupt)						

REGISTER 8-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit 0

I evend.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 bit 6-4	Unimplemented: Read as '0' SPI2IP<2:0>: SPI2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •
	• 001 = Interrupt is Priority 1 000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	<pre>SPF2IP<2:0>: SPI2 Fault Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1</pre>
	000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15	bit 15						bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	IC3IP2	IC3IP1	IC3IP0	_	—	—	_		
bit 7	·		•	·	•		bit 0		
Legend:									
R = Reada	ble bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-7	Unimplemen	ted: Read as '	D'						
bit 6-4	IC3IP<2:0>:	nput Capture C	Channel 3 Ever	nt Interrupt Prio	rity bits				
	111 = Interru	pt is Priority 7(highest priority	/ interrupt)					
	•								
	•								
	001 = Interru								
		pt source is dis							
bit 3-0	Unimplemen	ted: Read as '	o'						

REGISTER 8-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

REGISTER	8-27: IPC12				REGISTER 12		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	MI2C2IP2	MI2C2IP1	MI2C2IP0
bit 15		•	•			•	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	_	_	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown
bit 15-11	Unimplemen	ted: Read as '	0'				
bit 10-8	MI2C2IP <2:0	>: Master I2C2	2 Event Interru	pt Priority bits			
	111 = Interru	ot is Priority 7 (highest priority	interrupt)			
	•						
	• 001 = Interru	ot is Priority 1					
		ot source is dis	abled				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	SI2C2IP<2:0>	Slave I2C2 E	Event Interrupt	Priority bits			
	111 = Interru	ot is Priority 7 (highest priority	interrupt)			
	•						
	•	at in Driarity (1					
	001 = Interru	ot is Priority 1	abled				
bit 3-0	•	ted: Read as '					
2			•				

REGISTER 8-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
	_	—	_	_	RTCIP2	RTCIP1	RTCIP0	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-11	Unimplemen	ted: Read as 'd)'					
bit 10-8 RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Priority bits								

- 111 = Interrupt is Priority 7 (highest priority interrupt)
 -)))
 - 001 = Interrupt is Priority 1
 - 000 = Interrupt source is disabled
- bit 7-0 Unimplemented: Read as '0'

REGISTER 8-29: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0
bit 15						• 	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	_
bit 7							bit C
Legend:							
R = Readabl	= Readable bit W = Writable bit		U = Unimplem	nented bit, read	l as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14-12 bit 11 bit 10-8	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen U2ERIP<2:0>	pt source is dis ted: Read as '(•: UART2 Error	highest priority abled)' Interrupt Prior	interrupt)			
	•	pt is priority 7 (highest priority	interrupt)			

REGISTER 8-30: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		•	•	•			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7		•	•	•			bit 0
Lanandi							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

000 = Interrupt source is disabled

REGISTER 8-31: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	CTMUIP2	CTMUIP1	CTMUIP0	—	—	—	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

REGISTER 8-32: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	ULPWUIP2	ULPWUIP1	ULPWUIP0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	Writable bit U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-3 Unimplemented: Read as '0'

bit 6-4 ULPWUIP<2:0>: Ultra Low-Power Wake-up Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

:

.

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0			
CPUIRQ	_	VHOLD	—	ILR3	ILR2	ILR1	ILR0			
bit 15							bit 8			
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
	VECNUM6	VECNUM5	VECNUM4	VECNUM2	VECNUM1	VECNUM0				
bit 7 bit										
Legend:										
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	CPUIRQ: Inte	rrupt Request	from Interrupt	Controller CP	U bit					
		• •		•	been Acknowl	edged by the	CPU (this will			
	happen when the CPU priority is higher than the interrupt priority)									
bit 14	0 = No interrupt request is left unacknowledgedUnimplemented: Read as '0'									
bit 13	VHOLD: Vector Hold bit									
DIL 13			e and change	s what Interru	nt is stored in th		ł			
	<u>Allows vector number capture and changes what Interrupt is stored in the VECNUM bit.</u> 1 = VECNUM will contain the value of the highest priority pending interrupt, instead of the current									
	interrupt					-				
					lged interrupt (la rupts are pendir	•	t has occurred			
bit 12	Unimplement	ted: Read as '	0'							
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Leve	el bits						
	1111 = CPU i	nterrupt priorit	y level is 15							
	•									
	•									
		nterrupt priorit								
bit 7	Unimplement	ted: Read as '	0'							
bit 6-0	VECNUM<6:0)>: Vector Nun	ber of Pendin	g Interrupt bits	3					
	0111111 = In	terrupt vector	pending is nur	nber 135						
	•									
	•	torruptvooter	oonding is run	nhor 0						
		terrupt vector								

REGISTER 8-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Oscillator Configuration, refer to the *"PIC24F Family Reference Manual"*, Section 38. "Oscillator with 500 kHz Low-Power FRC" (DS39726).

The oscillator system for the PIC24FV32KA304 family of devices has the following features:

- A total of five external and internal oscillator options as clock sources, providing 11 different clock modes.
- On-chip 4x Phase Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources.

- Software-controllable switching between various clock sources.
- Software-controllable postscaler for selective clocking of CPU for system power savings.
- System frequency range declaration bits for EC mode. When using an external clock source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: PIC24FV32KA304 FAMILY CLOCK DIAGRAM

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins

The PIC24FV32KA304 family devices consist of two types of secondary oscillator:

- High-Power Secondary Oscillator
- Low-Power Secondary Oscillator

These can be selected by using the SOSCSEL (FOSC<5>) bit.

- Fast Internal RC (FRC) Oscillator
 - 8 MHz FRC Oscillator
 - 500 kHz Lower Power FRC Oscillator
- Low-Power Internal RC (LPRC) Oscillator with two modes:
 - High-Power/High Accuracy mode
 - Low-Power/Low Accuracy mode

The primary oscillator and 8 MHz FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (For more information, see Section 26.1 "Configuration Bits"). The Primary POSCMD<1:0> Oscillator Configuration bits, (FOSC<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), select the oscillator source that is used at a POR. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations. The EC frequency range Configuration mode bits. POSCFREQ<1:0> (FOSC<4:3>), optimize power consumption when running in EC mode. The default configuration is "frequency range is greater than 8 MHz".

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (FOSC<7:6>) are used jointly to configure device clock switching and the FSCM. Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes
8 MHz FRC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
500 kHz FRC Oscillator with Postscaler (LPFRCDIV)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
8 MHz FRC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
8 MHz FRC Oscillator (FRC)	Internal	11	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The Clock Divider register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 9-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 5.25\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0, HSC	R-0, HSC	R-0, HSC	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0, HSC	U-0	R-0, HSC ⁽²⁾	U-0	R/CO-0, HS	R/W-0 ⁽³⁾	R/W-0	R/W-0
CLKLOCK	—	LOCK	—	CF	SOSCDRV	SOSCEN	OSWEN
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
HS = Hardware Settable bit	CO = Clearable Only bit	SO = Settable Only bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits
	 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV) 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV) 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL) 000 = 8 MHz FRC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽¹⁾
	 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV) 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV) 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL) 000 = 8 MHz FRC Oscillator (FRC)
Note 1: 2:	Reset values for these bits are determined by the FNOSC Configuration bits. Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

3: When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit <u>If FSCM is enabled (FCKSM1 = 1):</u> 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit <u>If FSCM is disabled (FCKSM1 = 0):</u> Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit ⁽²⁾ 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit 1 = FSCM has detected a clock failure 0 = No clock failure has been detected
bit 2	SOSCDRV : Secondary Oscillator Drive Strength bit ⁽³⁾ 1 = High-power SOSC circuit selected 0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit 1 = Enable secondary oscillator 0 = Disable secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit 1 = Initiate an oscillator switch to clock source specified by NOSC<2:0> bits 0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1				
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0				
pit 15	·	·					bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
 bit 7	_	_	_	_	_	_	bit C				
Legend:											
R = Readab		W = Writable		U = Unimplem							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	ROI: Recove	r on Interrupt bi	t								
	1 = Interrupt	1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1									
		s have no effect									
bit 14-12		CPU and Perip	heral Clock R	atio Select bits							
	111 = 1:128 110 = 1:64										
	101 = 1.34 101 = 1:32										
	100 = 1:16										
	011 = 1 :8										
	010 = 1:4										
	001 = 1:2										
L:1 44	000 = 1:1	ZE Enable bit ⁽¹⁾	1								
bit 11				peripheral clock	ratio						
		d peripheral clo			Tallo						
bit 10-8		: FRC Postscal									
		<u>ON (COSC<2:0</u>									
		kHz (divide by 2	,								
		Hz (divide by 64	,								
		Hz (divide by 32									
		100 = 500 kHz (divide by 16)									
		011 = 1 MHz (divide by 8)									
		010 = 2 MHz (divide by 4)									
		001 = 4 MHz (divide by 2) (default)									
		000 = 8 MHz (divide by 1) When OSCCON (COSC<2:0>) = 110:									
		When OSCCON (COSC<2:0>) = 110: 111 = 1.95 kHz (divide by 256)									
		Hz (divide by 64	,								
		kHz (divide by 3									
		kHz (divide by									
		Hz (divide by 8)									
		Hz (divide by 4) Hz (divide by 2)	(default)								
		Hz (divide by 2)	(u c iauit)								
bit 7-0		nted: Read as '	ı'								
	onimplemen	neu. neau as	J								

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			_	_		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
		ta da Dara dara (i	- 1				
bit 15-6	=	ted: Read as '					
bit 5-0		RC Oscillator T					
	011111 = Ma 011110	aximum frequer	icy deviation				
	•						
	•						
	000001						
		enter frequency,	oscillator is ru	unning at factory	calibrated free	quency	
	111111 •						
	•						
	• 100001						
	100000 = Mi	nimum frequen	cy deviation				

REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 26.0** "**Special Features**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically, as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT, FSCM or RTCC with LPRC as clock source are enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes. The following code sequence for a clock switch is recommended:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

_	
Γ	;Place the new oscillator selection in WO
l	;OSCCONH (high byte) Unlock Sequence
l	MOV #OSCCONH, w1
l	MOV #0x78, w2
l	MOV #0x9A, w3
l	MOV.b w2, [w1]
l	MOV.b w3, [w1]
l	;Set new oscillator selection
l	MOV.b WREG, OSCCONH
l	;OSCCONL (low byte) unlock sequence
l	MOV #OSCCONL, w1
l	MOV #0x46, w2
l	MOV #0x57, w3
l	MOV.b w2, [w1]
l	MOV.b w3, [w1]
l	;Start oscillator switch operation
l	BSET OSCCON, #0
1	

9.5 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FV32KA304 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the ROSEL bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

KLGIJILK :	5-4. KLIO						
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	0-0	0-0		0-0	0-0	0-0	0-0
bit 7			_				bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	1 = Reference 0 = Reference	ence Oscillator e oscillator enal e oscillator disa	bled on REFO				
bit 14	-	ted: Read as '0					
bit 13	1 = Reference 0 = Reference	ference Oscilla e oscillator cont e oscillator is di	inues to run in sabled in Slee	Sleep			
bit 12	1 = Primary c	erence Oscillato oscillator used a clock used as th	as the base clo	ock ⁽¹⁾	ects any clock	switching of the	e device
bit 11-8	1111 = Base 1110 = Base 1101 = Base 1001 = Base 1011 = Base 1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0101 = Base 0011 = Base 0011 = Base	Reference Os clock value divi clock value divi	ded by 32,768 ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	3			
bit 7-0	Unimplement	ted: Read as 'o)'				

Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

NOTES:

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 39. Power-Saving Features with Deep Sleep" (DS39727).

The PIC24FV32KA304 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep, Idle and Deep Sleep modes
- · Software Controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals except RTCC and DSWDT. It also freezes I/O states and removes power to SRAM and Flash memory. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features, or peripherals, may continue to operate in Sleep mode. This includes items, such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	; Put the device into SLEEP mode	
PWRSAV	#IDLE_MODE	; Put the device into IDLE mode	
BSET	DSCON, #DSEN	; Enable Deep Sleep	
PWRSAV	#SLEEP_MODE	; Put the device into Deep SLEEP mode	

10.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.6 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- · A WDT time-out

On wake-up from Idle, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

10.2.4 DEEP SLEEP MODE

In PIC24FV32KA304 family devices, Deep Sleep mode is intended to provide the lowest levels of power consumption available without requiring the use of external switches to completely remove all power from the device. Entry into Deep Sleep mode is completely under software control. Exit from Deep Sleep mode can be triggered from any of the following events:

- POR event
- MCLR event
- RTCC alarm (If the RTCC is present)
- External Interrupt 0
- Deep Sleep Watchdog Timer (DSWDT) time-out
- Ultra Low-Power Wake-up (ULPWU) Event

In Deep Sleep mode, it is possible to keep the device Real-Time Clock and Calendar (RTCC) running without the loss of clock cycles.

The device has a dedicated Deep Sleep Brown-out Reset (DSBOR) and a Deep Sleep Watchdog Timer Reset (DSWDT) for monitoring voltage and time-out events. The DSBOR and DSWDT are independent of the standard BOR and WDT used with other power-managed modes (Sleep, Idle and Doze).

10.2.4.1 Entering Deep Sleep Mode

Deep Sleep mode is entered by setting the DSEN bit in the DSCON register, and then executing a Sleep command (PWRSAV #SLEEP_MODE). An unlock sequence is required to set the DSEN bit. Once the DSEN bit has been set, there is no time limit before the SLEEP command can be executed. The DSEN bit is automatically cleared when exiting the Deep Sleep mode.

Note: To re-enter Deep Sleep after a Deep Sleep wake-up, allow a delay of at least 3 TcY after clearing the RELEASE bit.

The sequence to enter Deep Sleep mode is:

- If the application requires the Deep Sleep WDT, enable it and configure its clock source. For more information on Deep Sleep WDT, see Section 10.2.4.5 "Deep Sleep WDT".
- If the application requires Deep Sleep BOR, enable it by programming the DSLPBOR Configuration bit (FDS<6>).
- If the application requires wake-up from Deep Sleep on RTCC alarm, enable and configure the RTCC module For more information on RTCC, see Section 19.0 "Real-Time Clock and Calendar (RTCC)".
- If needed, save any critical application context data by writing it to the DSGPR0 and DSGPR1 registers (optional).
- 5. Enable Deep Sleep mode by setting the DSEN bit (DSCON<15>).

Note: An unlock sequence is required to set the DSEN bit.

6. Enter Deep Sleep mode by issuing a PWRSAV #0 instruction.

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

To set the DSEN bit, the unlock sequence in Example 10-2 is required:

EXAMPLE 10-2: THE UNLOCK SEQUENCE

```
//Disable Interrupts For 5 instructions
asm volatile("disi #5");
//Issue Unlock Sequence
asm volatile
mov #0x55, W0;
mov W0, NVMKEY;
mov #0xAA, W1;
mov W1, NVMKEY;
bset DSCON, #DSEN
```

10.2.4.2 Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the $\overline{\text{MCLR}}$ pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur after Deep Sleep exits but before the POR sequence completes are ignored and are not be captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

10.2.4.3 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode. Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1 or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

10.2.4.4 I/O Pins During Deep Sleep

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid, and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

10.2.4.5 Deep Sleep WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (FDS<7>). The device Watchdog Timer (WDT) need not be enabled for the DSWDT to function. Entry into Deep Sleep mode automatically resets the DSWDT.

The DSWDT clock source is selected by the DSWCKSEL Configuration bit (FDS<4>). The postscaler options are programmed by the DSWDTPS<3:0> Configuration bits (FDS<3:0>). The minimum time-out period that can be achieved is 2.1 ms and the maximum is 25.7 days. For more details on the FDS Configuration register and DSWDT configuration options, refer to Section 26.0 "Special Features".

10.2.4.6 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.

Running the RTCC from LPRC will result in a loss of accuracy in the RTCC of approximately 5 to 10%. If a more accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCOSC Configuration bit (FDS<5>).

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

10.2.4.7 Checking and Clearing the Status of Deep Sleep

Upon entry into Deep Sleep mode, the status bit, DPSLP (RCON<10>), becomes set and must be cleared by the software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set. This is a normal POR.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.

10.2.4.8 Power-on Resets (PORs)

VDD voltage is monitored to produce PORs. Since exiting from Deep Sleep functionally looks like a POR, the technique described in **Section 10.2.4.7 "Checking and Clearing the Status of Deep Sleep"** should be used to distinguish between Deep Sleep and a true POR event.

When a true POR occurs, the entire device, including all Deep Sleep logic (Deep Sleep registers: RTCC, DSWDT, etc.) is reset.

10.2.4.9 Summary of Deep Sleep Sequence

To review, these are the necessary steps involved in invoking and exiting Deep Sleep mode:

- 1. Device exits Reset and begins to execute its application code.
- 2. If DSWDT functionality is required, program the appropriate Configuration bit.
- 3. Select the appropriate clock(s) for the DSWDT and RTCC (optional).
- 4. Enable and configure the DSWDT (optional).
- 5. Enable and configure the RTCC (optional).
- 6. Write context data to the DSGPRx registers (optional).
- 7. Enable the INT0 interrupt (optional).
- 8. Set the DSEN bit in the DSCON register.
- 9. Enter Deep Sleep by issuing a PWRSV #SLEEP_MODE command.
- 10. Device exits Deep Sleep when a wake-up event occurs.
- 11. The DSEN bit is automatically cleared.
- 12. Read and clear the DPSLP status bit in RCON, and the DSWAKE status bits.
- 13. Read the DSGPRx registers (optional).
- 14. Once all state related configurations are complete, clear the RELEASE bit.
- 15. Application resumes normal operation.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
DSEN		_	—	_	_		RTCCWDIS
bit 15						I	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/C-0, HS
		_		_	ULPWUDIS	DSBOR ⁽²⁾	RELEASE
bit 7							bit (
Lowende			L:4		vara Cattabla bit		
Legend:		C = Clearable			vare Settable bit		
R = Reada		W = Writable b	DIT	-	emented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkr	iown
bit 14-9 bit 8	Unimpleme RTCCWDIS 1 = Wake-up	normal Sleep on e ented: Read as '0 i: RTCC Wake-up p from Deep Slee p from Deep Slee	, Disable bit p with RTCC o	disabled			
bit 7-3	-	nted: Read as '0					
bit 2		: ULPWU Wake-u	•				
		p from Deep Slee p from Deep Slee					
bit 1	DSBOR: De	ep Sleep BOR E	vent bit ⁽²⁾				
		BOR was active a BOR was not acti					eep Sleep
bit 0	RELEASE:	I/O Pin State Rele	ease bit				
	0 = Release	vaking from Deep e I/O pins from the s to control their s	eir state previo				
Note 1:	All register bits	are reset only in	the case of a	POR event ou	utside of Deep S	Sleep mode.	
2:	Unlike all other	events, a Deep S	Sleep BOR eve	ent will NOT c	ause a wake-up	from Deep Sle	ep: this re-arm

2: Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms POR.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
_	_	—	—	—	—		DSINT0
bit 15	• •						bit 8
R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS
DSFLT			DSWDT	DSRTCC	DSMCLR		DSPOR ^(2,3)
bit 7							bit C
Legend:		HS = Hardwa	re Settable bit				
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-9	Unimpleme	nted: Read as '	0'				
bit 8	DSINT0: Inte	errupt-on-Chang	je bit				
	•	•	asserted during				
		-	not asserted du	uring Deep Slee	ep		
bit 7		p Sleep Fault D					
	1 = A Fault corrupte	-	Deep Sleep and	d some Deep S	Sleep configura	tion settings r	may have beer
			during Deep Sle	ер			
bit 6-5		nted: Read as '		•			
bit 4	-		dog Timer Time	-out bit			
	1 = The Dee	p Sleep Watcho	log Timer timed	out during Dee	p Sleep		
	0 = The Dee	p Sleep Watcho	log Timer did no	t time out durin	g Deep Sleep		
bit 3			and Calendar (F	,			
			d Calendar trigg d Calendar did r				
bit 2		ICLR Event bit			U		
	$1 = \text{The } \overline{\text{MC}}$	LR pin was activ	e and was asse	rted during Dee	ep Sleep		
	$0 = \text{The } \overline{\text{MC}}$	LR pin was not a	active, or was ac	tive, but not as	serted during [Deep Sleep	
bit 1	Unimpleme	nted: Read as '	0'				
bit 0		wer-on Reset E					
			cuit was active a cuit was not active				event
Note 1: A	II register bits	are cleared whe	n the DSEN (DS	SCON<15>) bit	is set.		
2 : A	Il register bits	are reset only ir	the case of a P on a POR event	OR event outsi	de of Deep Sle		ept bit,

3: Unlike the other bits in this register, this bit can be set outside of Deep Sleep.

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.


See Example 10-3 for initializing the ULPWU module

EXAMPLE 10-3: ULTRA LOW-POWER WAKE-UP INITIALIZATION

```
/**********
// 1. Charge the capacitor on RBO
TRISBbits.TRISB0 = 0;
  LATBbits.LATB0 = 1;
  for(i = 0; i < 10000; i++) Nop();</pre>
//2. Stop Charging the capacitor
11
   on RBO
/ / * * * * * * * * * * *
  TRISBbits.TRISB0 = 1;
//3. Enable ULPWU Interrupt
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC21bits.ULPWUIP = 0x7;
//4. Enable the Ultra Low Power
   Wakeup module and allow
11
11
   capacitor discharge
ULPWCONbits.ULPEN = 1;
  ULPWCONbit.ULPSINK = 1;
//*********
//5. Enter Sleep Mode
Sleep();
//for sleep, execution will
//resume here
```

A series resistor, between RB0 and the external capacitor, provides overcurrent protection for the RB0/AN0/ULPWU pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIAL RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
ULPEN	—	ULPSIDL	_	-	_	_	ULPSINK
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—		—	
bit 7							bit 0
Legend:							
R = Readal		W = Writable b	t	•	nented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15		PWU Module Ena	able bit				
	1 = Module i 0 = Module i						
bit 14	0 = Module i						
bit 14 bit 13	0 = Module i Unimpleme	s disabled					
	0 = Module i Unimplemen ULPSIDL: U 1 = Discontir	s disabled nted: Read as '0	le Select bit ation when the		dle mode		
	0 = Module i Unimplemen ULPSIDL: U 1 = Discontir 0 = Continue	s disabled nted: Read as '0 LPWU Stop in Id nue module opera	le Select bit ation when the on in Idle mode		dle mode		
bit 13	0 = Module i Unimplemen ULPSIDL: U 1 = Discontir 0 = Continue Unimplemen	s disabled nted: Read as '0 LPWU Stop in Id nue module operation module operation	le Select bit ation when the on in Idle mode	•	dle mode		
bit 13 bit 12-9	0 = Module i Unimplemen ULPSIDL: U 1 = Discontir 0 = Continue Unimplemen ULPSINK: U 1 = Current s	s disabled nted: Read as '0 LPWU Stop in Id nue module operation module operation nted: Read as '0 ILPWU Current S sink is enabled	le Select bit ation when the on in Idle mode	•	dle mode		
bit 13 bit 12-9	0 = Module i Unimplemen ULPSIDL: U 1 = Discontir 0 = Continue Unimplemen ULPSINK: U 1 = Current s	s disabled nted: Read as '0 LPWU Stop in Id nue module operation module operation nted: Read as '0 ILPWU Current S	le Select bit ation when the on in Idle mode	•	dle mode		

10.4 Voltage Regulator-Based Power-Saving Features

PIC24FV32KA304 series devices have a voltage regulator that has the ability to alter functionality to provide power savings. The on board regulator is made up of two basic modules: the High-Voltage Regulator (HVREG) and the Low-Voltage Regulator (LVREG). With the combination of HVREG and LVREG, the following power modes are available:

10.4.1 RUN MODE

In Run mode, the main HVREG is providing a regulated voltage with enough current to supply a device running at full speed, and the device is not in Sleep or Deep Sleep Mode. The LVREG may or may not be running, but is unused.

10.4.2 FAST WAKE-UP SLEEP MODE

In Fast Wake-up Sleep mode, the device is in Sleep, but the main HVREG is still providing the regulated voltage at full supply current. This mode consumes the most power in Sleep, but provides the fastest wake-up from Sleep.

10.4.3 SLEEP (STANDBY) MODE

In Sleep mode, the device is in Sleep and the main HVREG is providing a regulated voltage at a reduced (standby) supply current. This mode provides for limited functionality due to the reduced supply current. It consumes less power than Fast Wake-up Sleep mode, but requires a longer time to wake-up from Sleep.

10.4.4 LOW-VOLTAGE SLEEP MODE

In Low-Voltage Sleep mode, the device is in Sleep and all regulated voltage is provided solely by the LVREG. Consequently, this mode provides the lowest Sleep power consumption, but is also the most limited in terms of how much functionality can be enabled while in this mode. The low-voltage Sleep wake-up time is longer than Sleep mode due to the extra time required to raise the VCORE supply rail back to normal regulated levels.

Note:	The	PIC24F32KA	.30X 1	family	parts	do
	not ha	ave any inter	nal vo	Itage re	egulati	on,
	and	therefore	do	not	supp	oort
	Low-\	Voltage Sleep	o mod	e.		

10.4.5 DEEP SLEEP MODE

In Deep Sleep mode, both the main HVREG and LVREG are shut down, providing the lowest possible device power consumption. However, this mode provides no retention or functionality of the device and has the longest wake-up time.

TABLE 10-1: VOLTAGE REGULATION CONFIGURATION SETTINGS FOR PIC24FV32KA304 DEVICES DEVICES

LVRCFG bit (FPOR<2>)	LVREN bit (RCON<12>	PMSLP bit (RCON<8>)	Power Mode During Sleep	Description
0	0	1	Fast Wake-up	HVREG mode (normal) is unchanged during Sleep
			Sleep LVREG is unused	
0	0	0	Sleep	HVREG goes to Low-Power Standby mode during Sleep
			(Standby)	LVREG is unused
0	1	0	Low Voltage	HVREG is off during Sleep
			Sleep	LVREG is enabled and provides Sleep voltage regulation
1	Х	1	Fast Wake-up	HVREG mode (normal) is unchanged during Sleep
			Sleep	LVREG is disabled at all times
1	Х	0	Sleep	HVREG goes to Low-Power Standby mode during Sleep
			(Standby)	LVREG is disabled at all times

10.5 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

10.6 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing, with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the I/O Ports, refer to the *"PIC24F Family Reference Manual"*, Section 12. *"I/O* Ports with Peripheral Pin Select (PPS)" (DS39711). Note that the PIC24FV32KA304 family devices do not support Peripheral Pin Select features.

All of the device pins (except VDD and Vss) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.


All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Data Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

Note: The I/O pins retain their state during Deep Sleep. They will retain this state at wake-up until the software restore bit (RELEASE) is cleared.





11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The maximum open-drain voltage allowed is the same as the maximum V_{IH} specification.

11.2 Configuring Analog Port Pins

The use of the ANS and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

11.2.1 ANALOG SELECTION REGISTER

I/O pins with shared analog functionality, such as ADC inputs and comparator inputs, must have their digital inputs shut off when analog functionality is used. Note that analog functionality includes an analog voltage being applied to the pin externally.

To allow for analog control, the ANSx registers are provided. There is one ANS register for each port (ANSA, ANSB and ANSC). Within each ANSx register, there is a bit for each pin that shares analog functionality with the digital I/O functionality.

If a particular pin does not have an analog function, that bit is unimplemented. See Register 11-1 to Register 11-3 for implementation.

REGISTER 11-1: ANSA: ANALOG SELECTION (PORTA)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	—	—		—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:	U = Unimplemented b	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settal	ble/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-4 Unimplemented: Read as '0'

bit 3-0 ANSA<3:0>: Analog Select Control bits

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

REGISTER 11-2: ANSB: ANALOG SELECTION (PORTB)

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
ANSB15	ANSB14	ANSB13	ANSB12	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	ANSB4	ANSB3 ⁽¹⁾	ANSB2	ANSB1	ANSB0
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit HSC = Hardware Settable/Clearable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	ANSB<15:12>: Analog Select Control bits
	1 = Digital input buffer is not active (use for analog input)
	0 = Digital input buffer is active
bit 11-5	Unimplemented: Read as '0'

bit 4-0 **ANSB<4:0>:** Analog Select Control bits 1 = Digital input buffer is not active (use for analog input) 0 = Digital input buffer is active

Note 1: Not available on 20-pin devices.

REGISTER 11-3: ANSC ANALOG SELECTION (PORTC)

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit	_	—	—	—	_	_		—
	bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	
—	—	—	—	—	ANSC2 ⁽¹⁾	ANSC1 ⁽¹⁾	ANSC0 ⁽¹⁾	
bit 7							bit 0	

Legend:		U = Unimplemented bit	, read as '0'
R = Readable bit	W = Writable bit	HSC = Hardware Setta	ble/Clearable bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ANSC<2:0>: Analog Select Control bits 1 = Digital Input Buffer Not Active (Use for Analog Input) 0 = Digital Input Buffer Active

Note 1: Not available on 20-pin or 28-pin devices.

11.2.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FV32KA304 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input change of states, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 23 external signals (CN0 through CN22) that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately, using the CNPD1 and CNPD2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to VSS by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

Note: Pull-ups and pull-downs on change notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; MOV W0, TRISB;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs				
NOP ;	//Delay 1 cycle				
BTSS PORTB, #13;	//Next Instruction				
Equivalent `C' Code					
<pre>TRISB = 0xFF00; NOP();</pre>	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs //Delay 1 cycle				
<pre>if(PORTBbits.RB13 == 1) { </pre>	// execute following code if PORTB pin 13 is set.				

12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Timers, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 illustrates a block diagram of the 16-bit Timer1 module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



TON			U-0	U-0	U-0	R/W-0	R/W-0		
TON		TSIDL	_	_		T1ECS1 ⁽¹⁾	T1ECS0 ⁽¹⁾		
pit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_		
pit 7	10/112				101110	100	bit (
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 15	TON: Timer1	On bit							
	1 = Starts 16-bit Timer1								
	0 = Stops 16	-bit Timer1							
pit 14	Unimplemented: Read as '0'								
pit 13	TSIDL: Stop in Idle Mode bit								
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode								
oit 12-10	Unimplemented: Read as '0'								
oit 9-8	T1ECS <1:0>: Timer1 Extended Clock Select bits ⁽¹⁾ 11 = Reserved; do not use								
	10 = Timer1 uses LPRC as the clock source 01 = Timer1 uses External Clock from T1CK								
	00 = Timer1 uses Secondary Oscillator (SOSC) as the clock source								
oit 7	Unimplemented: Read as '0'								
oit 6	TGATE: Timer1 Gated Time Accumulation Enable bit								
	<u>When TCS = 1:</u> This bit is ignored.								
	When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled								
				o					
oit 5-4		: Iimer1 Input	Clock Prescale	Select bits					
	11 = 1:256 10 = 1:64								
	01 = 1:8								
	00 = 1:1								
oit 3	Unimplemented: Read as '0'								
oit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit								
	<u>When TCS = 1:</u>								
	 1 = Synchronize external clock input 0 = Do not synchronize external clock input 								
	When TCS =	-		ι					
	This bit is ign								
bit 1	-	Clock Source S	Select bit						
		lock source sel clock (Fosc/2)	ected by T1ECS	6<1:0>					
oit 0		ted: Read as '	כ'						
	-								

13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Timers, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 or Timer4/5 operate in three modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period register match
- ADC Event Trigger

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC event trigger (this is implemented only with Timer3). The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, and T5CON registers. T2CON,T3CON, T4CON, and T5CON are provided in generic form in Register 13-1 and Register 13-2, respectively.

For 32-bit timer/counter operation, Timer2/Timer4 is the least significant word (lsw) and Timer3/Timer5 is the most significant word (msw) of the 32-bit timer.

Note:	For 32-bit operation, T3CON or T5CON							
	control bits are ignored. Only T2CON or							
	T4CON control bits are used for setup and							
	control. Timer2 or Timer4 clock and gate							
	inputs are utilized for the 32-bit timer							
	modules, but an interrupt is generated with							
	the Timer3 or Timer5 interrupt flags.							

To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).

The timer value, at any point, is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).





FIGURE 13-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM






FIGURE 13-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	_	TSIDL	—	—		_	_		
bit 15		•					bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
—	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾		TCS	—		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable		•	nented bit, read	d as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 15	TON: Timer2								
	When TxCON 1 = Starts 32								
	0 = Stops 32	•							
	When TxCON	-							
	1 = Starts 16								
	0 = Stops 16-								
bit 14	Unimplemented: Read as '0'								
bit 13		n Idle Mode bit							
		•	ration when de ion in Idle mode		emode				
bit 12-7		ted: Read as '							
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit					
	When TCS =	<u>1:</u>							
	This bit is igno								
	<u>When TCS =</u> $1 = Cotod times$		n in anchlad						
		ne accumulatio ne accumulatio							
bit 5-4			Clock Prescale	Select bits					
	11 = 1:256	•							
	10 = 1:64								
	01 = 1:8 00 = 1:1								
bit 3		mer Mode Sele	not hit(1)						
DIL 3			imer4 and Time	r5 form a singl	e 32-hit timer				
			imer4 and Time						
bit 2	Unimplemen	ted: Read as '	0'						
bit 1	-	Clock Source S							
			, TxCK (on the	rising edge)					
		clock (Fosc/2)							
bit 0	Unimplemen	ted: Read as '	0'						

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾		TSIDL ⁽¹⁾			_	_	
bit 15							bit 8
	DAM 0	D 444 0	D // / 0			D 444 0	
U-0	R/W-0 TGATE ⁽¹⁾	R/W-0 TCKPS1 ⁽¹⁾	R/W-0 TCKPS0 ⁽¹⁾	U-0	U-0	R/W-0 TCS ⁽¹⁾	U-0
 bit 7	IGATE	TCKPST	TCKP50"		_	10507	bit (
							Dit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own
		(1)					
bit 15	TON: Timery						
	1 = Starts 16 0 = Stops 16						
bit 14	-	ited: Read as '	۲'				
bit 13	-	in Idle Mode bit					
	-	ue module oper		vice enters Idle	mode		
		module operati			incuc		
bit 12-7	Unimplemen	ted: Read as '	כ'				
bit 6	TGATE: Time	ery Gated Time	Accumulation E	Enable bit ⁽¹⁾			
	When TCS =						
	This bit is ign						
	When TCS = 1 = Gated tin	<u>0:</u> ne accumulatio	n is enabled				
		ne accumulatio					
bit 5-4	TCKPS<1:0>	: Timery Input	Clock Prescale	Select bits ⁽¹⁾			
	11 = 1:256						
	10 = 1:64 01 = 1:8						
	01 = 1.8						
bit 3-2	Unimplemen	ted: Read as '	כי				
bit 1	TCS: Timery	Clock Source S	Select bit ⁽¹⁾				
		clock from the	T3CK pin (on th	ne rising edge)			
		clock (Fosc/2)					
bit 0	Unimplemen						

functions are set through TxCON.

NOTES:

14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 34. "Input Capture with Dedicated Timer" (DS39722).

All devices in the PIC24FV32KA304 family features 3 independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 20 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES


By default, the input capture module operates in a free-running mode. The internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).





14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd-numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (ICy) provides the Most Significant 16 bits. Wrap arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bit (ICxCON2<8>) for both modules.

14.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. If Synchronous mode is to be used, disable the sync source before proceeding.
- Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 3. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
- Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source. If the desired clock source is running, set the ICTSEL bits before the input capture module is enabled for proper synchronization with the desired clock source.
- 5. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
- 6. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSEL bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
- 7. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
- 8. Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8> and (ICxCON2<8>), enabling the even-numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.

The module is ready to capture events when the time base and the trigger/sync source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R-0, HCS	R-0, HCS	R/W-0	R/W-0	R/W-0
_	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7							bit 0
Legend:		HCS = Hardy	vare Clearable/	Settable bit			
R = Readat	ole bit	W = Writable			nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unkr	nown
			-				
bit 15-14	Unimplemen	ted: Read as	0'				
bit 13	ICSIDL: Inpu	t Capture x Mo	dule Stop in Idle	e Control bit			
			alts in CPU Idle				
			ontinues to oper		e mode		
bit 12-10		-	e Timer Select	bits			
	111 = Syster 110 = Reser	m clock (Fosc/ ved	2)				
	101 = Reser						
	100 = Timer						
	011 = Timer						
	010 = Timer 001 = Timer						
	000 = Timer						
bit 9-7	Unimplemen	ted: Read as	·0'				
bit 6-5	ICI<1:0>: Sel	lect Number of	Captures per Ir	nterrupt bits			
			th capture even	t			
			I capture event				
		t on every seco t on every capt	ond capture event	nt			
bit 4	-	• •	flow Status Flag	n hit (read-only)		
		ture overflow c			/		
		capture overflo					
bit 3	ICBNE: Input	t Capture x But	fer Empty Statu	s bit (read-only	()		
			ot empty, at lea	st one more ca	pture value ca	n be read	
		ture buffer is e		4			
bit 2-0			ode Select bits(
			capture functio			levice is in Slee	ep or Idle mode
	· · ·	ed (module disa	•	into bits are no	ot applicable)		
			ode: capture or	n every 16th ris	ing edge		
	100 = Presc	aler Capture m	ode: capture or	n every 4th risir	ng edge		
			e: capture on e				
			e: capture on e e mode: captu			falling): ICI-1	1.0 hits do pr
			e mode. capture eration for this r		age (namy and		
		canture module					

000 = Input capture module is turned off

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	_	—	—	—	—	IC32
bit 15							bit 8
R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0
Legend:		HS = Hardwa	re Settable bit				
R = Readable							
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-9	Unimplement	ed: Read as ')'				
bit 8	IC32: Cascade 1 = ICx and IC	e Two IC Modu Cy operate in c	ules Enable bit	(32-bit operatic 2-bit module (th t module		set in both mod	dules)
bit 7		x from source	designated by	SYNCSELx bit			
bit 6	TRIGSTAT: Time 1 = Timer sou 0 = Timer sou	irce has been	triggered and is	s running (set ir nd is being held	n hardware, cai I clear	n be set in soft	ware)
bit 5	Unimplement	ed: Read as '	כי				
	11111 = Rese 11101 = Rese 11101 = Rese 11101 = CTM 11011 = A/D ⁽¹⁾ 11010 = Com 1000 = Com 1000 = Com 1011 = Input 1010 = Input 1010 = Input 1010 = Rese 0110 = Time 0110 = Time 0101 = Time 0101 = Rese 0101 = Rese	erved erved U(1) parator 3 ⁽¹⁾ parator 2 ⁽¹⁾ parator 1 ⁽¹⁾ t Capture 4 t Capture 3 t Capture 3 t Capture 2 t Capture 1 erved erve					

Note 1: Use these inputs as trigger sources only and never as sync sources.

15.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 35. "Output Compare with Dedicated Timer" (DS39723).

All devices in the PIC24FV32KA304 family feature 3 independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events. Also, the modules can produce Pulse-Width Modulated (PWM) waveforms for driving power applications.

Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 21 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

15.1 General Operating Modes

15.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the output compare module operates in a free-running mode. The internal 16-bit counter, OCxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-running mode is selected by default, or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode. Setting this bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit Timer and Duty Cycle registers. To increase the range, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd-numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even-numbered module (OCy) provides the Most Significant 16 bits. Wrap arounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules.




FIGURE 15-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)

15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
 - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
 - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
 - c) Calculate the time to the falling edge of the pulse based on the desired pulse width, and the time to the rising edge of the pulse.
- 2. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
- 5. Select the time base source with the OCTSEL<2:0> bits. If the desired clock source is running, set the OCTSEL<2:0> bits before the output compare module is enabled for proper synchronization with the desired clock source. If necessary, set the TON bit for the selected timer which enables the compare time base to count. Synchronous mode operation starts as soon as the synchronization source is enabled; Trigger mode operation starts after a trigger source event occurs.
- 6. Set the OCM<2:0> bits for the appropriate compare operation ('0xx').

For 32-bit cascaded operation, these steps are also necessary:

- 1. Set the OC32 bits for both registers (OCyCON2<8> and (OCxCON2<8>). Enable the even-numbered module first to ensure the modules will start functioning in unison.
- 2. Clear the OCTRIG bit of the even module (OCyCON2), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGSTAT (OCxCON2<6>) and SYNCSEL (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

15.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for edge-aligned PWM operation:

- 1. Calculate the desired on-time and load it into the OCxR register.
- 2. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the synchronization source by writing 0x1F to SYNCSEL<4:0> (OCxCON2<4:0>) and '0' to OCTRIG (OCxCON2<7>).

- 4. Select a clock source by writing the OCTSEL2<2:0> (OCxCON<12:10>) bits.
- 5. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 6. Select the desired PWM mode in the OCM<2:0> (OCxCON1<2:0>) bits.
- 7. If a timer is selected as a clock source, set the TMRy prescale value and enable the time base by setting the TON (TxCON<15>) bit.




FIGURE 15-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)

15.3.1 PWM PERIOD

In Edge-Aligned PWM mode, the period is specified by the value of the OCxRS register. In Center-Aligned PWM mode, the period of the synchronization source, such as the Timers' PRy, specifies the period. The period in both cases can be calculated using Equation 15-1.

EQUATION 15-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = [Value + 1] x TCY x (Prescaler Value)

Where:

- Value = OCxRS in Edge-Aligned PWM mode and can be PRy in Center-Aligned PWM mode (if TMRy is the sync source).
- **Note 1:** Based on Tcy = Tosc * 2; Doze mode and PLL are disabled.

15.3.2 PWM DUTY CYCLE


The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a period is complete. This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- Edge-Aligned PWM:
 - If OCxR and OCxRS are loaded with 0000h, the OCx pin will remain low (0% duty cycle).
 - If OCxRS is greater than OCxR, the pin will remain high (100% duty cycle).
- Center-Aligned PWM (with TMRy as the sync source):
 - If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
 - If OCxRS is greater than PRy, the pin will go high (100% duty cycle).

See Example 15-3 for PWM mode timing details. Table 15-1 and Table 15-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾



EQUATION 15-3: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

Find the OCxRS register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a prescaler setting of 1:1 using Edge-Aligned PWM mode:

 TCY = 2 * Tosc = 62.5 ns
 PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μs
 PWM Period = (OCxRS + 1) • TCY • (OCx Prescale Value)
 19.2 μs = (OCxRS + 1) • 62.5 ns • 1
 OCxRS = 306

 Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

 PWM Resolution = log₁₀(FCY/FPWM)/log₁₀2) bits
 = (log₁₀(16 MHz/52.08 kHz)/log₁₀2) bits
 = 8.3 bits

 Note 1: Based on TCY = 2 * Tosc; Doze mode and PLL are disabled.

15.4 Subcycle Resolution

The DCB bits (OCxCON2<10:9>) provide for resolution better than one instruction cycle. When used, they delay the falling edge generated from a match event by a portion of an instruction cycle.

For example, setting DCB<1:0> = 10 causes the falling edge to occur halfway through the instruction cycle in which the match event occurs, instead of at the beginning. These bits cannot be used when OCM<2:0> = 001. When operating the module in PWM mode (OCM<2:0> = 110 or 111), the DCB bits will be double-buffered. The DCB bits are intended for use with a clock source identical to the system clock. When an OCx module with enabled prescaler is used, the falling edge delay caused by the DCB bits will be referenced to the system clock period rather than the OCx module's period.

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Prescaler Ratio	8	1	1	1	1	1	1
Period Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Prescaler Ratio	8	1	1	1	1	1	1
Period Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1
bit 15							bit 8

R/W-0	R/W-0, HCS	R/W-0, HCS	R/W-0, HCS	R/W-0	R/W-0	R/W-0	R/W-0
ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit 0

Legend:	HCS = Hardware Clearable/Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare x in Idle Mode Control bit
	 1 = Output compare x halts in CPU Idle mode
	0 = Output compare x continues to operate in CPU Idle mode
bit 12-10	OCTSEL<2:0>: Output Compare x Timer Select bits
	111 = System clock
	110 = Reserved
	101 = Reserved 100 = Timer1
	011 = Timer5
	010 = Timer4
	001 = Timer3
	000 = Timer2
bit 9	ENFLT2: Comparator Fault Input Enable bit ⁽²⁾
	1 = Comparator Fault input is enabled
	0 = Comparator Fault input is disabled
bit 8	ENFLT1: OCFB Fault Input Enable bit
	1 = OCFB Fault input is enabled
	0 = OCFB Fault input is disabled
bit 7	ENFLT0: OCFA Fault Input Enable bit
	1 = OCFA Fault input is enabled 0 = OCFA Fault input is disabled
h:+ C	·
bit 6	OCFLT2: PWM Comparator Fault Condition Status bit ⁽²⁾
	 1 = PWM comparator Fault condition has occurred (this is cleared in hardware only) 0 = PWM comparator Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 5	OCFLT1: PWM OCFB Fault Input Enable bit
bit 0	1 = PWM OCFB Fault condition has occurred (this is cleared in hardware only)
	0 = PWM OCFB Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 4	OCFLT0: PWM OCFA Fault Condition Status bit
	1 = PWM OCFA Fault condition has occurred (this is cleared in hardware only)
	0 = PWM OCFA Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 3	TRIGMODE: Trigger Status Mode Select bit
	1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
	0 = TRIGSTAT is only cleared by software
Note 1.	The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use

Note 1: The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits⁽¹⁾
 - 111 = Center-Aligned PWM mode on OCx
 - 110 = Edge-Aligned PWM mode on OCx
 - 101 = Double Compare Continuous Pulse mode: initialize OCx pin low, toggle OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: initialize OCx pin low, toggle OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare Continuous Pulse mode: compare events continuously toggle the OCx pin
 - 010 = Single Compare Single-Shot mode: initialize OCx pin high, compare event forces the OCx pin low
 - 001 = Single Compare Single-Shot mode: initialize OCx pin low, compare event forces the OCx pin high
 - 000 = Output compare channel is disabled
- **Note 1:** The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
FLTMD	FLTOUT	FLTTRIEN	OCINV		DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32			
bit 15							bit 8			
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0			
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0			
bit 7							bit (
Legend:			re Settable bit							
R = Reada		W = Writable		•	nented bit, read					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	EL TMD: Foul	t Mode Select I	sit							
DIL 15		de is maintaine		Ilt source is ren	noved and the	corresponding	OCELT0 bit in			
		n software				concoponding				
	0 = Fault mo	de is maintaine	d until the Fau	It source is rem	loved and a ne	w PWM period	starts			
bit 14	FLTOUT: Fau	ult Out bit								
		tput is driven hi								
1:1.40		tput is driven lo								
bit 13		ault Output Sta		ndition						
		ondition is unat								
bit 12	OCINV: OCM		· · · · · · · · · · · · · · · · · · ·							
	1 = OCx out	put is inverted								
	0 = OCx out	put is not invert	ed							
bit 11	Unimplemen	ted: Read as '	0'							
bit 10-9		OC Pulse-Width								
		Cx falling edge								
	10 = Delay OCx falling edge by 1/2 of the instruction cycle 01 = Delay OCx falling edge by 1/4 of the instruction cycle									
		ling edge occur								
bit 8		ade Two OC Mo		-						
	1 = Cascade	module operat	tion is enabled		·					
	0 = Cascade	module operat	tion is disabled							
bit 7		x Trigger/Sync								
		OCx from sourc nize OCx with s								
bit 6	-	imer Trigger St	-							
bit 0		urce has been		s runnina						
		urce has not be			d clear					
bit 5	OCTRIS: OC	x Output Pin D	irection Select	bit						
	1 = OCx pin i	s tri-stated								
		ompare periphe	ral x is connect	ted to the OCx	pin					
	Do not use an O(SYNCSEL setting		own trigger so	urce, either by	selecting this r	node or anothe	r equivalent			
2:	Use these inputs	as trigger sour	ces only and ne	ever as sync so	ources.					

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
- 11111 = This OC module⁽¹⁾ 11110 = Reserved 11101 = Reserved 11100 = CTMU⁽²⁾ 11011 = A/D⁽²⁾ 11010 = Comparator 3⁽²⁾ 11001 = Comparator 2⁽²⁾ 11000 = Comparator 1⁽²⁾ 10111 = Input Capture 4⁽²⁾ 10110 = Input Capture 3⁽²⁾ 10101 = Input Capture 2⁽²⁾ 10100 = Input Capture 1⁽²⁾ 100xx = Reserved 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 5⁽²⁾ 01001 = Reserved 01000 = Reserved 00111 = Reserved 00110 = Reserved 00101 = Output Compare 5⁽¹⁾ 00100 = Output Compare $4^{(1)}$ 00011 = Output Compare 3⁽¹⁾ 00010 = Output Compare 2⁽¹⁾ 00001 = Output Compare 1⁽¹⁾ 00000 = Not synchronized to any other module
- Note 1: Do not use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
 - 2: Use these inputs as trigger sources only and never as sync sources.
 - 3: These bits affect the rising edge when OCINV = 1. The bits have no effect when the OCM bits (OCxCON1<2:0>) = 001.

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Serial Peripheral Interface, refer to the *"PIC24F Family Reference Manual"*, Section 23. *"Serial Peripheral Interface (SPI)"* (DS39699).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial data EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note:	Do not		perforn	n read-	modify-write
	operations		(such	as	bit-oriented
	instru	uctions)	on the	SPI1BUF	register in
	eithe	r Standa	ard or En	hanced B	uffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- SDI1: Serial Data Input
- SDO1: Serial Data Output
- SCK1: Shift Clock Input or Output
- SS1: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SS1 is not used. In the 2-pin mode, both SDO1 and SS1 are not used.

Block diagrams of the module in Standard and Enhanced Buffer modes are shown in Figure 16-1 and Figure 16-2.

The devices of the PIC24FV32KA304 family offer two SPI modules on a device.

Note: In this section, the SPI modules are referred to as SPIx. Special Function Registers (SFRs) will follow a similar notation. For example, SPI1CON1 or SPI1CON2 refers to the control register for the SPI1 module. To set up the SPI1 module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the respective SPI1IF bit in the IFS0 register.
 - b) Set the respective SPI1IE bit in the IEC0 register.
 - c) Write the respective SPI1IPx bits in the IPC2 register to set the interrupt priority.
- Write the desired settings to the SPI1CON1 and SPI1CON2 registers with the MSTEN bit (SPI1CON1<5>) = 1.
- 3. Clear the SPIROV bit (SPI1STAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPI1STAT<15>).
- 5. Write the data to be transmitted to the SPI1BUF register. Transmission (and reception) will start as soon as data is written to the SPI1BUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPI1BUF register.
- 2. If using interrupts:
 - a) Clear the respective SPI1IF bit in the IFS0 register.
 - b) Set the respective SPI1IE bit in the IEC0 register.
 - c) Write the respective SPI1IP bits in the IPC2 register to set the interrupt priority.
- Write the desired settings to the SPI1CON1 and SPI1CON2 registers with the MSTEN bit (SPI1CON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit is set, then the SSEN bit (SPI1CON1<7>) must be set to enable the SS1 pin.
- 6. Clear the SPIROV bit (SPI1STAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPI1STAT<15>).




FIGURE 16-1: SPIX MODULE BLOCK DIAGRAM (STANDARD BUFFER MODE)


To set up the SPI1 module for the Enhanced Buffer Master (EBM) mode of operation:

- 1. If using interrupts:
 - a) Clear the respective SPI1IF bit in the IFS0 register.
 - b) Set the respective SPI1IE bit in the IEC0 register.
 - c) Write the respective SPI1IPx bits in the IPC2 register.
- Write the desired settings to the SPI1CON1 and SPI1CON2 registers with the MSTEN bit (SPI1CON1<5>) = 1.
- 3. Clear the SPIROV bit (SPI1STAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPI1CON2<0>).
- Enable SPI operation by setting the SPIEN bit (SPI1STAT<15>).
- 6. Write the data to be transmitted to the SPI1BUF register. Transmission (and reception) will start as soon as data is written to the SPI1BUF register.

To set up the SPI1 module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPI1BUF register.
- 2. If using interrupts:
 - a) Clear the respective SPI1IF bit in the IFS0 register.
 - b) Set the respective SPI1IE bit in the IEC0 register.
 - c) Write the respective SPI1IPx bits in the IPC2 register to set the interrupt priority.
- Write the desired settings to the SPI1CON1 and SPI1CON2 registers with the MSTEN bit (SPI1CON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the $\overline{SS1}$ pin.
- 6. Clear the SPIROV bit (SPI1STAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPI1CON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPI1STAT<15>).

FIGURE 16-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED BUFFER MODE)



REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit 8
R-0,HSC	R/C-0, HS	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF
bit 7							bit 0
Legend:		C = Clearable			re Settable bit	HSC = Hardware Se	ettable/Clearable bit
R = Readal		W = Writable	bit	•	nented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15		PI1 Enable bit				_	
	1 = Enable 0 = Disable		configures	SCK1, SDO1	I, SDI1 and SS ²	l as serial port pins	
bit 14	Unimplem	nented: Read	as '0'				
bit 13	SPISIDL:	Stop in Idle Mo	ode bit				
		itinues module ues module op	•		enters Idle mod	e	
bit 12-11		nented: Read					
bit 10-8	SPIBEC<2	2:0>: SPI1 Buf	fer Elemer	t Count bits (\	alid in Enhance	ed Buffer mode)	
	Master mo	de:					
	Number of	SPI transfers	pending.				
	Slave mod						
L:1 7		SPI transfers			in Enhanced D		
bit 7			-		in Enhanced B	uner mode)	
		Shift register is Shift register is					
bit 6		Receive Overfl					
	1 = A new	v byte/word is c	ompletely	received and c	liscarded		
				d the previous	s data in the SP	I1BUF register.)	
L:4 C		erflow has occ		(-1 -)	
bit 5				(valid in Enna	nced Buffer mo	de)	
		ve FIFO is em ve FIFO is not					
bit 4-2				Mode bits (val	id in Enhanced	Buffer mode)	
			-	-	SPITBF bit is s		
						the TX FIFO is empt	y
						ne transmit is comple	
		-	-			a result, the TX FIFO	has one open spot
		errupt when SF errupt when SF			SPIRBF bit set)		
					buffer (SRMPT	bit is set)	
					•	is a result, the buffer	is empty (SRXMPT
		is set)					

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1 SPITBF: SPI1 Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode:

Automatically set in hardware when SPI1 transfers data from SPIxSR to SPIxRXB.

Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.

In Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location.

Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

11.0	11.0	11.0					DAMA				
U-0	U-0	U-0	R/W-0 DISSCK	R/W-0 DISSDO	R/W-0 MODE16	R/W-0 SMP	R/W-0 CKE ⁽¹⁾				
 bit 15		_	DISSCK	013300	WODE 16	SIVIP	bit 8				
511 10							bit 0				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-13	Unimplemen	ted: Read as ')'								
bit 12		able SCK1 pin	-								
		PI clock is disa		ions as I/O							
bit 11		PI clock is enal ables SDO1 pir									
		•		unctions as I/O							
		 1 = SDO1 pin is not used by module; pin functions as I/O 0 = SDO1 pin is controlled by the module 									
bit 10	MODE16: Wo	ord/Byte Comm	unication Sele	ct bit							
	1 = Communication is word-wide (16 bits)										
		ication is byte-									
bit 9	SMP: SPI1 Data Input Sample Phase bit										
	<u>Master mode:</u> 1 = Input data sampled at end of data output time										
	0 = Input data sampled at middle of data output time										
	Slave mode:										
		cleared when		n Slave mode.							
bit 8		lock Edge Sele									
	 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 										
bit 7		-									
	SSEN: Slave Select Enable bit (Slave mode) 1 = $\overline{SS1}$ pin is used for Slave mode										
	0 = SS1 pin is not used by module; pin controlled by port function										
bit 6		Polarity Select b									
		1 = Idle state for clock is a high level; active state is a low level									
bit 5		 0 = Idle state for clock is a low level; active state is a high level MSTEN: Master Mode Enable bit 									
bit 5	1 = Master m										
	0 = Slave mode										
bit 4-2	SPRE<2:0>:	Secondary Pre	scale bits (Mas	ster mode)							
		dary prescale 1									
	110 = Secon	dary prescale 2	:1								
	•										
	•										
	000 = Secon	dary prescale 8	:1								
	he CKE bit is no		amed SPI mod	des. The user s	should program	this bit to '0' fo	or the Framed				

SPI modes (FRMEN = 1).

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)

- 11 = Primary prescale 1:1
- 10 = Primary prescale 4:1
- 01 = Primary prescale 16:1
- 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).

REGISTER 16-3: SPIxCON2: SPI1 CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL	_				
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	—	—	—	SPIFE	SPIBEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13	0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy	nc pulse input (s nc pulse output	isabled Direction Con slave) (master)	trol on SS1 Pin			
DIL 13	 SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only) 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low 						
bit 12-2	Unimplemen	ted: Read as '0	,				
bit 1	SPIFE: Fram	e Sync Pulse Ec	lge Select bit	t			
	 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock 						
bit 0	SPIBEN: Enh	nanced Buffer Er	nable bit				
		d buffer is enable		nodo)			
		d buffer is disabl	eu (Legacy n	noue)			

EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

TABLE 16-1: SAMPLE SCK FREQUENCIES^(1,2)

		Secondary Prescaler Settings					
	Fcy = 16 MHz		2:1	4:1	6:1	8:1	
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000	
	4:1	4000	2000	1000	667	500	
	16:1	1000	500	250	167	125	
	64:1	250	125	63	42	31	
Fcy = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: SCK1 frequencies indicated in kHz.

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Inter-Integrated Circuit, refer to the *"PIC24F Family Reference Manual"*, Section 24. "Inter-Integrated Circuit[™] (I²C[™])" (DS39702).

The Inter-Integrated Circuit (I^2C^{TM}) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial data EEPROMs, display drivers, A/D Converters, etc.

The I^2C module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave, regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 17-1.

17.1 Pin Remapping Options


The I²C module is tied to a fixed pin. To allow flexibility with peripheral multiplexing, the I2C1 module, in 28-pin devices, can be reassigned to the alternate pins. These alternate pins are designated as SCL1 and SDA1 during device configuration.


Pin assignment is controlled by the I2C1SEL Configuration bit. Programming this bit (= 0) multiplexes the module to the SCL1 and SDA1 pins.

17.2 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDA1 and SCL1.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat Steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDA1 and SCL1.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDA1 and SCL1.





17.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator (BRG) reload value, use Equation 17-1.

EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾




TABLE 17-1: I²C[™] CLOCK RATES⁽¹⁾

17.4 Slave Address Masking

The I2C1MSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2C1MSK register causes the slave module to respond, whether the corresponding address bit value is '0' or '1'. For example, when I2C1MSK is set to '00100000', the slave module will detect both addresses: '0000000' and '00100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2C1CON<11>).

Note: As a result of changes in the I²C protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required		I2C1B	Actual	
System Fsc∟	Fcy	(Decimal)	(Hexadecimal)	FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

TABLE 17-2: I²C[™] RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
0000 000	1	Start Byte
0000 001	x	Cbus Address
0000 010	x	Reserved
0000 011	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 1xx	x	Reserved
1111 0xx	x	10-bit Slave Upper Byte ⁽³⁾

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

- 2: Address will be Acknowledged only if GCEN = 1.
- 3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bit 0				
Legend:		HC = Hardwa	re Clearable bit	İ							
R = Reada	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	12CEN: 12C1										
			e and configure								
			e; all l ² C™ pins	are controlled	by port functio	ns					
bit 14	-	ted: Read as '									
bit 13		p in Idle Mode		uine entere en							
			eration when de tion in Idle mod		Idle mode						
bit 12		-	ntrol bit (when		C slave)						
	1 = Releases										
		Lx clock low (c	lock stretch)								
	If STREN = 1										
	•	•	/ write '0' to initi ission. Hardwar			,	rdware is clear				
	<u>If STREN = 0</u> Bit is R/S (i.e transmission.		y only write '1'	to release cloo	ck). Hardware i	is clear at begi	nning of slave				
bit 11	IPMIEN: Intel	ligent Periphera	al Management	Interface (IPM	I) Enable bit						
	• •	= IPMI Support mode is enabled; all addresses Acknowledged									
		port mode is di									
bit 10		Slave Address	•								
		is a 10-bit slav is a 7-bit slave									
bit 9		able Slew Rate									
	1 = Slew rate	control is disat	bled								
	0 = Slew rate	control is enab	led								
bit 8	SMEN: SMBL	is Input Levels	bit								
		1 = Enables I/O pin thresholds compliant with the SMBus specification									
		the SMBus inp		2							
bit 7			bit (when opera								
	1 = Enables reception		a general call a	address is rece	ived in the I2C	1RSR (module	is enabled for				
		call address is	disabled								
bit 6			Enable bit (wh	en operating as	s I ² C slave)						
				,	- /						
	Used in conjunction with the SCLREL bit. 1 = Enables software or receive clock stretching										
			eive clock stretc								

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master; applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master; applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware is clear at end of master Acknowledge sequence 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master)
	1 = Enables Receive mode for I^2C ; hardware is clear at end of eighth bit of master receive data byte 0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDAx and SCLx pins; hardware is clear at end of master Stop sequence 0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Start condition on SDAx and SCLx pins; hardware is clear at end of master Start sequence 0 = Start condition is not in progress

REGISTER 17-2:

I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC U-0 U-0 R-0, HSC U-0 R/C-0, HS R-0, HSC R-0, HSC ACKSTAT TRSTAT BCL GCSTAT ADD10 bit 15 bit 8 R/C-0, HS R/C-0, HS R-0, HSC R/C-0, HSC R/C-0, HSC R-0, HSC R-0, HSC R-0, HSC IWCOL I2COV D/A R/W RBF TBF Ρ S bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit C = Clearable bit HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ACKSTAT: Acknowledge Status bit 1 = NACK was detected last 0 = ACK was detected last Hardware is set or clear at end of Acknowledge. bit 14 TRSTAT: Transmit Status bit (When operating as I²C master; applicable to master transmit operation.) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware is set at beginning of master transmission; hardware is clear at end of slave Acknowledge. bit 13-11 Unimplemented: Read as '0' bit 10 BCL: Master Bus Collision Detect bit 1 = A bus collision has been detected during a master operation $0 = No \ collision$ Hardware is set at detection of bus collision. bit 9 GCSTAT: General Call Status bit 1 = General call address was received 0 = General call address was not received Hardware is set when address matches general call address; hardware is clear at Stop detection. bit 8 ADD10: 10-Bit Address Status bit 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware is set at match of 2nd byte of matched 10-bit address; hardware is clear at Stop detection. bit 7 IWCOL: Write Collision Detect bit 1 = An attempt to write to the I2C1TRN register failed because the I^2 C module is busy $0 = No \ collision$ Hardware is set at occurrence of write to I2C1TRN while busy (cleared by software). bit 6 I2COV: Receive Overflow Flag bit 1 = A byte was received while the I2C1RCV register is still holding the previous byte 0 = No overflow Hardware is set at attempt to transfer I2C1RSR to I2C1RCV (cleared by software). bit 5 **D/A:** Data/Address bit (when operating as I²C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was the device address Hardware is clear at device address match; hardware is set by write to I2C1TRN or by reception of slave byte. bit 4 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Hardware is set or cleared when Start, Repeated Start or Stop detected.

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop detected.
bit 2	R/W : Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware is set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive is complete, I2C1RCV is full 0 = Receive is not complete, I2C1RCV is empty Hardware is set when I2C1RCV is written with received byte; hardware is clear when software reads I2C1RCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty

Hardware is set when software writes to I2C1TRN; hardware is clear at completion of data transmission.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—				—		AMSK9	AMSK8
bit 15	· · · · · · · · · · · · · · · · · · ·			·	· · · · · · · · · · · · · · · · · · ·		bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address Bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not is required in this position
 0 = Disable masking for bit x; bit match is required in this position

REGISTER 17-4: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	—	SMBUSDEL2	SMBUSDEL1	_	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, i	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5	SMBUSDEL2: SMBus SDAx Input Delay Select bit 1 = The I2C2 module is configured for a longer SMBus input delay (nominal 300 ns delay) 0 = The I2C2 module is configured for a legacy input delay (nominal 150 ns delay)
bit 4	SMBUSDEL1: SMBus SDAx Input Delay Select bit 1 = The I2C1 module is configured for a longer SMBus input delay (nominal 300 ns delay) 0 = The I2C1 module is configured for a legacy input delay (nominal 150 ns delay)
bit 3-0	Unimplemented: Read as '0'

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Universal Asynchronous Receiver Transmitter, refer to the "PIC24F Family Reference Manual", Section 21. "UART" (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in this PIC24F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. This module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator (IBRG) with 16-bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- · Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of these important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



18.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator (BRG). The UxBRG register controls the period of a free-running, 16-bit timer. Equation 18-1 provides the formula for computation of the baud rate with BRGH = 0.

EQUATION 18-1: UART BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

Example 18-1 provides the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 * 65536).

Equation 18-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 18-2: UART BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate = $\frac{FCY}{4 \cdot (UxBRG + 1)}$ $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$ Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 18-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

```
= FCY/(16 (UxBRG + 1))
Desired Baud Rate
Solving for UxBRG value:
       UxBRG
                   = ((FCY/Desired Baud Rate)/16) - 1
       UxBRG
                   = ((400000/9600)/16) - 1
                    = 25
       UxBRG
Calculated Baud Rate = 400000/(16(25+1))
                    = 9615
Error
                    = (Calculated Baud Rate – Desired Baud Rate)
                       Desired Baud Rate
                    = (9615 - 9600)/9600
                    = 0.16\%
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.
```

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware-controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN		USIDL	IREN ⁽¹⁾	RTSMD		UEN1	UEN0
bit 15	·					•	bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable bi	t	
R = Readabl	le bit	W = Writable b			nented bit, read		
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
				Dicito olo		X Dit io di itali	
bit 15	UARTEN: UA	ARTx Enable bit					
	1 = UARTx is	s enabled; all U	ARTx pins are	controlled by L	JARTx as defin	ed by UEN<1:0)>
	0 = UARTx is minimal	s disabled; all U	ARTx pins ar	e controlled by	port latches; L	JARTx power c	onsumption is
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	USIDL: Stop	in Idle Mode bit					
		nue module ope			e mode		
bit 12		e module operati Encoder and De					
DIL 12		oder and decod					
		oder and decod					
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	t			
		oin is in Simplex oin is in Flow Co					
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	UEN<1:0>: U	JARTx Enable b	its ⁽²⁾				
	10 = UxTX, 01 = UxTX,	UxRX and UxB(UxRX, UxCTS a UxRX and UxR and UxRX pins a ches	and UxRTS pit	ns are enabled nabled and use	an <u>d used</u> d; UxCTS pin is	s controlled by I	port latches
bit 7		e-up on Start Bit	-	-			
		vill continue to s e on following ris		kRX pin; interru	pt generated o	on falling edge,	bit cleared in
bit 6		ARTx Loopback	Mode Select I	ait			
bit 0		oopback mode					
		k mode is disab	led				
bit 5	ABAUD: Auto	o-Baud Enable I	pit				
	cleared in	aud rate measun n hardware upo e measurement	n completion		er – requires re	ception of a Sy	nc field (55h);
bit 4		ive Polarity Inve		completeu			
~	1 = UxRX IdI						
	0 = UxRX IdI						
Note 1: T	his feature is is	only available fo	or the 16x BR	G mode (BRGH	l = 0).		
		pends on pin av		· -	,		

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
 - 2: Bit availability depends on pin availability.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15 bit 8							

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7 bit 0							

Legend:	HC = Hardware Clearable bit			
HS = Hardware Settable bit C = Clearable bit		HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit

	If IREN = 0:
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits; followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: Transmit Enable bit
	 Transmit is enabled; UxTX pin is controlled by UARTx
	 Transmit is disabled; any pending transmission is aborted and buffer is reset. UxTX pin is controlled by the PORT register.
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset

0 = Receive buffer is empty

REGISTER 18-3: UXTXREG: UARTX TRANSMIT REGISTER

U-x	U-x	U-x	U-x	U-x	U-x	U-x	W-x
—	—	—	_	—	—	—	UTX8
bit 15							bit 8
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow			nown			

bit 15-9 Unimplemented: Read as '0'

bit 8 UTX8: Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX<7:0>: Data of the Transmitted Character bits

REGISTER 18-4: UXRXREG: UARTX RECEIVE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	—	—	—	—	URX8
bit 15							bit 8

R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0
bit 7 bit 0							

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-9 **Unimplemented:** Read as '0'

bit 8 URX8: Data of the Received Character bit (in 9-bit mode)

bit 7-0 URX<7:0>: Data of the Received Character bits

19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.


Key features of the RTCC module are:

- · Operates in Deep Sleep mode
- Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- Provides calendar weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction

- · BCD format for smaller software overhead
- Optimized for long term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- · Optimized for long term battery operation
- Fractional second synchronization
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Ability to periodically wake up external devices without CPU intervention (external power control)
- · Power control output for external circuit control
- · Calibration takes effect every 15 seconds
- · Runs from any one of the following:
 - External real-time clock of 32.768 kHz
 - Internal 31.25 kHz LPRC clock
 - 50 Hz or 60 Hz External input

19.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.



19.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

19.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 19-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Register Window				
RICFIR(1.0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).

By writing the ALRMVALH byte, the Alarm Pointer value (ALRMPTR<1:0> bits) decrements by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 19-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w8");
```

TABLE 19-2:ALRMVAL REGISTERMAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	PWCSTAB	PWCSAMP			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

19.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RTCPWC<13>) must be set (see Example 19-1).

Note:	To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN. Therefore, it is recommended that code
	Therefore, it is recommended that code follow the procedure in Example 19-1.

19.2.3 SELECTING RTCC CLOCK SOURCE

There are four reference source clock options that can be selected for the RTCC using the RTCCSEL<1:0> bits; 00 = secondary oscillator, 01 = LPRC, 10 = 50 Hz external clock, and 11 = 60 Hz external clock.

19.2.4 RTCC CONTROL REGISTERS

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0			
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0			
bit 15										

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
bit 7	•		•				bit 0

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	RTCEN: RTCC Enable bit ⁽²⁾ 1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half Second Status bit ⁽³⁾
	 1 = Second half period of a second 0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	 1 = RTCC output is enabled 0 = RTCC output is disabled
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL<15:8>:</u> 00 = MINUTES 01 = WEEKDAY 10 = MONTH
	11 = Reserved
	RTCVAL<7:0>:
	01 = HOURS 10 = DAY
	11 = YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-2: RTCPWC: RTCC CONFIGURATION REGISTER 2⁽¹⁾

REGISTE	R 19-2: RT	CPWC: RTCO	CONFIGU	RATION REGIS	STER 2 ⁽¹⁾						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PWCEN	I PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1 ⁽²⁾	RTCCLK0(2)	RTCOUT1	RTCOUT0				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	_	—		—	_					
bit 7							bit 0				
Logondi											
Legend: R = Read	able bit	W = Writable	hit	II – I Inimpleme	nted bit, read as	' ∩'					
-n = Value		'1' = Bit is set		'0' = Bit is cleare		x = Bit is unkr	own				
		1 - Dit 13 301			50						
bit 15	PWCEN: Po	ower Control Er	able bit								
	1 = Power c	ontrol is enable	ed								
	0 = Power c	ontrol is disable	ed								
bit 14		Power Control F	-								
		control output is control output is									
bit 13		-		lity Prescaler bits							
				-by-2 of source R							
		•		-by-1 of source R							
bit 12	PWCSPRE:	Power Control	Sample Pres	caler bits							
				by-2 of source R by-1 of source R							
bit 11-10		:0>: RTCC Clo									
		Determines the source of the internal RTCC clock, which is used for all RTCC timer operations.									
		00 = External Secondary Oscillator (SOSC) 01 = Internal LPRC oscillator									
	10 = Externa	10 = External power line source – 50 Hz									
		al power line so									
bit 9-8		:0>: RTCC Out the source of the									
	00 = RTCC										
	01 = RTCC 10 = RTCC	seconds clock									
	11 = Power										
bit 7-0	Unimpleme	nted: Read as	ʻ0 '								
Note 1:	The RTCPWC	register is only	affected by a	POR							
2:		•	-	er bits, the Secon	ds Value register	should also be	e written to				
	properly reset				0.000						

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTRO				
bit 15				•		•	bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0				
bit 7	744 10	744 10	70014	744 10	74412	744 11	bit (
							bit (
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	ALRMEN: AI	arm Enable bit									
		enabled (clear	red automatica	lly after an ala	irm event whe	enever ARPT<7	:0> = 00h and				
	0 = Alarm is	,									
bit 14	CHIME: Chin	ne Enable bit									
		s enabled; ARP s disabled; ARP				to FFh					
bit 13-10											
	AMASK<3:0>: Alarm Mask Configuration bits 0000 = Every half second										
	0001 = Every second										
	0010 = Every 10 seconds										
	0011 = Every minute										
	0100 = Every 10 minutes 0101 = Every hour										
	0110 = Onc	•									
	0111 = Onc	•									
	1000 = Onc	e a month									
		e a year (exce	-	red for Februa	ry 29 th , once e	every 4 years)					
		erved – do not									
		erved – do not									
bit 9-8	ALRMPTR<1:0>: Alarm Value Register Window Pointer bits										
	Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'.										
	ALRMVAL<15:8>:										
	$\frac{ALRIVAL < 15.0>.}{00 = ALRMMIN}$										
	01 = ALRMWD										
	10 = ALRMMNTH										
	11 = Unimplemented										
	ALRMVAL<7:0>:										
	01 = ALRMHR 10 = ALRMDAY										
	11 = Unimple										
bit 7-0	-	Alarm Repeat	Counter Value	bits							
		Alarm will rep									
	•										
	00000000 =	Alarm will not	repeat								
		Alarm will not decrements on		nt; it is prevent	ed from rolling	over from 00h	to FFh unles				

REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

19.2.5 RTCVAL REGISTER MAPPINGS

REGISTER 19-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
YRTEN3	YRTEN2	YRTEN2	YRTEN1	YRONE3	YRONE2	YRONE1	YRONE0
bit 7							bit 0

Legend:

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	_		_	_	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0
-							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15 11	Unimplement	had. Dood oo '	,				
bit 15-11	-	ted: Read as '(···· · · -·			
bit 10-8		•		of Weekday Di	git bits		
	Contains a va	lue from 0 to 6.					
bit 7-6	Unimplement	ted: Read as 'o)'				
bit 5-4	HRTEN<1:0>	Binary Coded	Decimal Value	e of Hour's Ten	s Digit bits		
	Contains a va	lue from 0 to 2.					
bit 3-0	HRONE<3:0>	Binary Codec	d Decimal Valu	e of Hour's One	es Digit bits		
	Contains a va	lue from 0 to 9.					

REGISTER 19-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0		
bit 15				- -			bit 8		
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0		
bit 7							bit 0		
Legend:									
R = Readab	e bit	W = Writable	bit	it U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	red x = Bit is unknown			
bit 15	Unimplomon	tod: Dood on '	۰ ،						
	•	ted: Read as '							
bit 14-12				ue of Minute's T	ens Digit bits				
	Contains a va	lue from 0 to 5							
bit 11-8	MINONE<3:0	>: Binary Code	d Decimal Valu	ue of Minute's (Ones Digit bits				
	Contains a va	lue from 0 to 9							
bit 7	Unimplement	ted: Read as '0							
bit 6-4	SECTEN<2:0	>: Binary Code	ed Decimal Val	ue of Second's	Tens Digit bits				
	Contains a va	lue from 0 to 5							

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

19.2.6 ALRMVAL REGISTER MAPPINGS

REGISTER 19-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7		-	•	•	•	•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit
	Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 bit 10-8	Unimplemented: Read as '0' WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	
bit 15	Unimplement	ted: Read as '0	1				
bit 14-12	MINTEN<2:0	>: Binary Code	d Decimal Valu	ue of Minute's T	ens Digit bits		
	Contains a va	lue from 0 to 5					
bit 11-8	MINONE<3:0	>: Binary Code	ed Decimal Valu	ue of Minute's (Ones Digit bits		
	Contains a va	lue from 0 to 9					
bit 7	Unimplemen	ted: Read as '	כי				
bit 6-4	SECTEN<2:0	>: Binary Code	ed Decimal Val	ue of Second's	Tens Digit bits		
	Contains a va	lue from 0 to 5					
bit 3-0	SECONE<3:0	>: Binary Code	ed Decimal Val	lue of Second's	Ones Digit bits	5	
	Contains a va	lue from 0 to 9					

REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
PWCSTAB7	PWCSTAB6	PWCSTAB5	PWCSTAB4	PWCSTAB3	PWCSTAB2	PWCSTAB1	PWCSTAB0
bit 15							bit 8
DAA				D 444	DAA	DAA	D 44/
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
PWCSAMP7	PWCSAMP6	PWCSAMP5	PWCSAMP4	PWCSAMP3	PWCSAMP2	PWCSAMP1	PWCSAMP
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
	-						
	The sample w	Stability windo vindow starts w arm event wher	hen the alarm			window timer s	starts counting
bit 7-0	The sample w from every ala	vindow starts w	when the alarm PWCEN = 1.	event triggers		window timer s	starts counting
bit 7-0	The sample w from every ala PWCSAMP<7 11111111 =	vindow starts w arm event wher	when the alarm PWCEN = 1. nple Window T w is always en	event triggers ïmer bits abled, even wh	. The stability		starts countin

REGISTER 19-11: RTCCSWT: CONTROL/SAMPLE WINDOW TIMER REGISTER⁽¹⁾

Note 1: Writes to this register are only allowed when RTCWREN = 1.

19.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result form Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

EQUATION 19-1:

(Ideal Frequency [†] – Measured Frequency) *
60 = Clocks per Minute
† Ideal Frequency = 32,768 Hz

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

19.4 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One time alarm and repeat alarm options are available

19.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 19-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

19.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

S	
Month Day	Hours Minutes Seconds
	m : s s
	h h : m m : s s
	h h : m m : s s
/ d d	h h : m m : s s
m m / d d	h h ; m m ; s s
for February 29.	
	for February 29.

19.5 POWER CONTROL

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current low-power mode (Sleep, Deep Sleep, etc.).

To enable this feature, the RTCC must be enabled (RTCEN = 1), the PWCEN register bit must be set and the RTCC pin must be driving the PWC control signal (RTCOE = 1 and RTCSECSEL<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCP register bit. Active-low or active-high may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin. This setting is able to drive the GND pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

NOTES:

20.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 41. "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS39729). The programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- Independent data and polynomial lengths
- · Configurable interrupt output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 20-1. A simple version of the CRC shift engine is shown in Figure 20-2.




FIGURE 20-2: CRC SHIFT ENGINE DETAIL




FIGURE 20-1: CRC BLOCK DIAGRAM


20.1 User Interface

20.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing this bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other, a 32-bit equation:



To program these polynomials into the CRC generator, set the register bits, as shown in Table 20-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length, N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

20.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between one and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is four words deep. When the DWIDTH value is between 15 and 8, the FIFO is 8 words deep. When the DWIDTH value is less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is one byte. For example, if the DWIDTH value is five, then the size of the data is DWIDTH + 1 or six. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTH value is 24, the VWORD bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of VWORD is greater than zero. Each word is copied out of the FIFO into a buffer register, which decrements VWORD. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle until the VWORD value reaches zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORD value reaches the maximum value for the configured value of DWIDTH (4, 8 or 16), the CRCFUL bit becomes set. When the VWORD value reaches zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass, after a write to CRCDAT, before a read of the VWORD bits is done.

CRC Control	Bit Values					
Bits	16-Bit Polynomial	32-Bit Polynomial				
PLEN<4:0>	01111	11111				
X<31:16>	0000 0000 0000 0000 0000 x	0000 0100 1100 0001				
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x				

TABLE 20-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL

20.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction of the data that is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

20.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions. If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt.

20.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- 2. Configure the module for the desired operation:
 - a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits
 - b) Configure the data width and shift direction using the DWIDTH and LENDIAN bits
 - c) Select the desired interrupt mode using the CRCISEL bit
- 3. Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.
- 4. Clear old results by writing 00h to CRCWDATL and CRCWDATH. CRCWDAT can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

20.2 Registers

There are eight registers associated with the module:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 20-1 and Register 20-2) control the operation of the module, and configure the various settings. The CRCXOR registers (Register 20-3 and Register 20-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word, input data and CRC processed output, respectively.

R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0					
CRCEN	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0					
bit 15							bit 8					
R-0, HCS	R-1, HCS	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	U-0					
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	—	—					
bit 7							bit 0					
Legend:		HC = Hardware	Clearable bit	HCS = Hardw	ara Claarabla	Sottable bit						
R = Readab	lo hit	W = Writable bit		U = Unimplen								
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr						
	IFUR	I – Dit is set			areu		IOWIT					
bit 15	CRCEN: CR	C Enable bit										
	1 = Module	is enabled										
		is enabled. All sta Rs are NOT rese		ointers and CR	CWDAT/CRC	DAT are reset;	;					
bit 14	Unimplemer	nted: Read as '0'										
bit 13	CSIDL: CRC Stop in Idle Mode bit											
		nue module operation e module operation of the second second second second second second second second second s		ice enters Idle r	node							
bit 12-8	VWORD<4:0	0>: Pointer Value	bits									
	Indicates the 16 when PLE	number of valid $T = 100$ m s	words in the FIF	FO. Has a maxi	mum value of	f 8 when PLEN	<3:0> > 7, or					
bit 7	CRCFUL: FI	FO Full bit										
	1 = FIFO is full											
	0 = FIFO is											
bit 6		IFO Empty Bit										
	1 = FIFO is empty											
bit 5		0 = FIFO is not empty CRCISEL: CRC interrupt Selection bit										
		t on FIFO is empt		tion is not com	olete							
		t on shift is compl										
bit 4	CRCGO: Sta	art CRC bit										
	1 = Start CF	RC serial shifter										
		rial shifter is turne										
bit 3		Data Shift Directio										
		ord is shifted into t ord is shifted into t										
bit 2-0		nted: Read as '0'			(big chulan)							

REGISTER 20-1: CRCCON1: CRC CONTROL REGISTER 1

REGISTER 20-2: CRCCON2: CRC CONTROL REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	DWIDTH<4:0>: Data Width Select bits
	Defines the width of the data word (Data Word Width = (DWIDTH<4:0>) + 1).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	PLEN<4:0>: Polynomial Length Select bits
	Defines the length of the CRC polynomial (Polynomial Length = (PLEN<4:0>) + 1).

REGISTER 20-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

Legend: R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	l as '0'		
bit 7							bit C
X7	X6	X5	X4	X3	X2	X1	—
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
bit 15							bit 8
X15	X14	X13	X12	X11	X10	X9	X8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'0' = Bit is cleared

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

'1' = Bit is set

bit 0 Unimplemented: Read as '0'

-n = Value at POR

x = Bit is unknown

REGISTER 20-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

		W = Writable I '1' = Bit is set	bit	U = Unimplemented bit, '0' = Bit is cleared		l as '0' x = Bit is unkr	
Legend:							
bit 7							bit C
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7121	, 20	7.10	710		
X23	X22	X21	X20	X19	X18	X17	X16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIL 15							DILC
bit 15							bit 8
X31	X30	X29	X28	X27	X26	X25	X24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

21.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer to the "PIC24F Family Reference Manual", Section 36. "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 21-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.




FIGURE 21-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

REGISTER 21-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
HLVDEN	—	HLSIDL	—	—	—	—	_			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
VDIR	BGVST	IRVST	—	HLVDL3	HLVDL2	HLVDL1	HLVDL0			
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
							-			
bit 15	HLVDEN: Hig	h/Low-Voltage	Detect Power	Enable bit						
	1 = HLVD is									
	0 = HLVD is (
bit 14	-	ted: Read as '								
bit 13	HLSIDL: HLVD Stop in Idle Mode bit									
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 									
bit 12-8		ted: Read as '								
bit 7	VDIR: Voltage Change Direction Select bit									
				exceeds trip poir						
bit 6			rs when voltage equals or falls below trip point (HLVDL<3:0>)							
bit o	BGVST: Band Gap Voltage Stable Flag bit 1 = Indicates that the band gap voltage is stable									
	0 = Indicates that the band gap voltage is unstable									
bit 5	IRVST: Internal Reference Voltage Stable Flag bit 1 = Indicates that the internal reference voltage is stable and the high-voltage detect logic generate									
		that the intern upt flag at the s			and the high-v	oltage detect lo	ogic generates			
				oltage is unstat	ble and the hig	n-voltage deteo	ct logic will not			
				cified voltage ra						
bit 4	Unimplemen	ted: Read as ')'							
bit 3-0	HLVDL<3:0>	: High/Low-Volt	age Detectior	Limit bits						
			t is used (inpu	it comes from th	ne HLVDIN pin)					
	1110 = Trip point $1^{(1)}$ 1101 = Trip point $2^{(1)}$									
	1101 = Trip p 1100 = Trip p									
	•									
	•									
	0000 = Trip p	oint 15 ⁽¹⁾								
	r r									



22.0 12-BIT A/D CONVERTER WITH THRESHOLD DETECT

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit A/D Converter with Threshold Detect, refer to the "PIC24F Family Reference Manual", Section 51. "12-Bit A/D Converter with Threshold Detect" (DS39739).

The PIC24F 12-bit A/D Converter has the following key features:

- Successive Approximation Register (SAR) Conversion
- Conversion Speeds of up to 100 ksps
- Up to 32 Analog Input Channels (Internal and External)
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H) Amplifier
- Automated Threshold Scan and Compare
 Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed-Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in some PIC24 devices. Both modules are Successive Approximation Register (SAR) converters at their cores, surrounded by a range of hardware features for flexible configuration. This version of the module extends functionality by providing 12-bit resolution, a wider range of automatic sampling options and tighter integration with other analog modules, such as the CTMU and a configurable results buffer. This module also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results.

A simplified block diagram for the module is illustrated in Figure 22-1.




FIGURE 22-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Configure port pins as analog inputs and/or select band gap reference inputs (ANS<12:10>, ANS<5:0>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.

To perform an A/D sample and conversion using Threshold Detect scanning:

- 1. Configure the A/D module:
 - a) Configure port pins as analog inputs (ANS<12:10>, ANS<5,0>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5>, AD1CON3<12:8>).
 - e) Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
- 2. Configure the Threshold compare channels:

- a) Enable auto-scan (ASEN bit (AD1CON<15>)).
- b) Select the Compare mode "Greater Than, Less Than or Windowed" (CM bits (AD1CON5<1:0>)).
- c) Select the threshold compare channels to be scanned (ADCSSH, ADCSSL).
- d) If the CTMU is required as a current source for a threshold compare channel, enable the corresponding CTMU channel (ADCCTMUENH, ADCCTMUENL).
- e) Write the threshold values into the corresponding ADC1BUFn registers.
- f) Turn on the A/D module (AD1CON1<15>).
- Note: If performing an A/D sample and conversion using Threshold Detect in Sleep Mode, the RC A/D clock source must be selected before entering into Sleep mode.
- 3. Configure A/D interrupt (OPTIONAL):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.

22.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

22.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSL and AD1CSSH: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 22-1, Register 22-2 and Register 22-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 22-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 22-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 22-6 and Register 22-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases,

indicate if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 22-8 and Register 22-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 22-10 and Register 22-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

22.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port RAM, called ADC1BUF. The buffer is composed of at least the same number of word locations as there are external analog channels for a particular device, with a maximum number of 32. The number of buffer addresses is always even. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFn (up to 31).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only, and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1

R/W-0	U-0	R/W-0	U-0	U-0	r-0	R/W-0	R/W-0
ADON	_	ADSIDL	—	—	—	FORM1	FORM0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0 HSC	R/C-0 HSC
SSRC3	SSRC2	SSRC1	SSRC0	—	ASAM	SAMP	DONE
bit 7			•				bit 0

Legend:	U = Unimplemented bit, read as '0'			
C = Clearable bit	r = Reserved bit			
R = Readable bit	W = Writable bit	HSC = Hardware Settable/C	learable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADON: A/D Operating Mode bit 1 = A/D Converter module is operating 0 = A/D Converter is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12-11	Unimplemented: Read as '0'
bit 10	Reserved: Maintain as '1'
bit 9-8	FORM<1:0>: Data Output Format bits (see formats following)
	 11 = Fractional result, signed, left-justified 10 = Absolute fractional result, unsigned, left-justified 01 = Decimal result, signed, right-justified 00 = Absolute decimal result, unsigned, right-justified
bit 7-4	SSRC<3:0>: Sample Clock Source Select bits
	1111 = Not available; do not use
	 1000 = Not available; do not use 0111 = Internal counter ends sampling and starts conversion (auto-convert) 0110 = Not Available; do not use 0101 = Timer1 event ends sampling and starts conversion 0100 = CTMU event ends sampling and starts conversion 0011 = Timer5 event ends sampling and starts conversion 0010 = Timer3 event ends sampling and starts conversion 0010 = Timer3 event ends sampling and starts conversion 0010 = INT0 event ends sampling and starts conversion 0001 = INT0 event ends sampling and starts conversion 0000 = Clearing the SAMP bit in software ends sampling and begins conversion
bit 3	Unimplemented: Read as '0'
bit 2	 ASAM: A/D Sample Auto-Start bit 1 = Sampling begins immediately after last conversion; SAMP bit is auto-set 0 = Sampling begins when SAMP bit is manually set
bit 1	SAMP: A/D Sample Enable bit 1 = A/D Sample-and-Hold amplifiers are sampling 0 = A/D Sample-and-Hold are holding
bit 0	DONE: A/D Conversion Status bit 1 = A/D conversion cycle is completed 0 = A/D conversion cycle is not started or in progress

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
PVCFG1	PVCFG0	NVCFG0	OFFCAL	BUFREGEN	CSCNA		—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUFS ⁽¹⁾	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM ⁽¹⁾	ALTS	
bit 7							bit (
Legend:								
R = Readab	Readable bit W = Writable bit			U = Unimpleme	ented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown					own	
bit 15-14	PVCFG<1:0	>: Converter Po	sitive Voltage	Reference Config	ouration bits			
	11 = Internal 10 = Internal 01 = Externa	I VRH2 I VRH1						
L:1 1 0	00 = AVDD							
bit 13	NVCFG0: Converter Negative Voltage Reference Configuration bits External VREF- AVSS 							
bit 12	OFFCAL: Offset Calibration Mode Select bit							
	 1 = Inverting and non-inverting inputs of channel Sample-and-Hold are connected to 0 = Inverting and non-inverting inputs of channel Sample-and-Hold are connected to 							
bit 11	BUFREGEN: A/D Buffer Register Enable bit							
	 1 = Conversion result is loaded into buffer location determined by the converted channel 0 = A/D result buffer is treated as a FIFO 							
bit 10	CSCNA: Scan Input Selections for CH0+ During SAMPLE A bit							
	1 = Scan inp 0 = Do not s							
bit 9-8	Unimpleme	nted: Read as '	כי					
bit 7	BUFS: Buffer Fill Status bit ⁽¹⁾							
	1 = A/D is filling the upper half of the buffer; user should access data in the lower half 0 = A/D is filling the lower half of the buffer; user should access data in the upper half							
bit 6-2		Interrupt Sampl						
	11111 = Interrupts at the completion of conversion for each 32nd sample 11110 = Interrupts at the completion of conversion for each 31st sample							
	•							
	• 00001 = Interrupts at the completion of conversion for every other sample 00000 = Interrupts at the completion of conversion for each sample							
bit 1	BUFM: Buffer Fill Mode Select bit ⁽¹⁾							
	 1 = Starts buffer filling at AD1BUF0 on first interrupt and AD1BUF(n/2) on next interrupt (Split Buffer mode) 							
	0 = Starts fil (FIFO m		dress, ADCB	UF0, and each se	equential add	lress on success	sive interrupt	
bit 0		nate Input Samp						
	 1 = Uses channel input selects for SAMPLE A on first sample and SAMPLE B on next sample 0 = Always uses channel input selects for SAMPLE A 							
)nly applicable v	when the buffer	is used in FIF	O mode (BUFRE	GEN = 0). In	addition, BUFS	is only used	

REGISTER 22-2: AD1CON2: A/D CONTROL REGISTER 2

when BUFM = 1.

R/W-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	EXTSAM	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
							-
bit 15		onversion Clo	ck Source bit				
	1 = RC clock						
		rived from syste	em clock				
bit 14	EXTSAM: Ex	tended Samplii	ng Time bit				
	1 = A/D is sti	II sampling afte	r SAMP = 0				
	0 = A/D is fin	ished sampling	I				
bit 13	Reserved: M	aintain as '0'					
bit 12-8	SAMC<4:0>:	Auto-Sample 7	Fime Select bit	s			
	11111 = 31	Tad					
	•						
	•	-					
	$00001 = 1 T_{A}$ $00000 = 0 T_{A}$						
bit 7-0		A/D Conversio	n Clock Select	hits			
		L000000 = Re:		bito			
	00111111 =						
	•						
	•						
	0000001 =						
	00000000 =	ICY = IAD					

REGISTER 22-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ASEN	LPEN	CTMREQ	BGREQ	VRSREQ	—	ASINT1	ASINT0
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	—	WM1	WM0	CM1	CM0
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	iown
bit 15		Scan Enable bi	I				
	1 = Auto-sca 0 = Auto-sca						
bit 14		Power Enable bi	t				
		b Low-Power m					
		in Full-Power m					
bit 13	CTMREQ: C	TMU Request b	it				
				abled and active	;		
		not enabled by					
bit 12		nd Gap Request					
		p is enabled wh p is not enablec		enabled and ac	tive		
bit 11	VRSREQ: VE	REG Scan Requ	lest bit				
	1 = On-chip	regulator is ena	bled when the	ADC is enabled	l and active		
	0 = On-chip	regulator is not	enabled by the	e ADC			
bit 10	Unimplemen	ted: Read as ')'				
bit 9-8		-		t) Interrupt Mode			
				ience completed	and valid cor	mpare has occu	irred
		ot after valid cor		urred ience completed			
	00 = No inte						
bit 7-4	Unimplemen	ted: Read as ')'				
bit 3-2	WM<1:0>: W	/rite Mode bits					
	11 = Reserv						
				ts are not saved	, but interrupt	s are generated	d when a valid
	01 = Convert		version results	are saved to loo	cations as det	ermined by reg	ister bits wher
		n, as defined by			dotorminod by	, buffor rogistor	hita)
bit 1-0		operation (cont ompare Mode bi		eved to location of		bullet register	bits)
		•		curs if the convers	sion result is o	Itside of the win	dow defined by
		esponding buffer					aon aonnea Dy
	10 = Inside V	Vindow mode (va	alid match occu	urs if the conversion	ion result is ins	side the window	defined by the
		onding buffer pai		s if the result is g	reator than ve	lue in the correct	ponding huffer
	UT – Gleater		ю палсн оссог	S 0 10E 1ESUU IS 0		iue in the corres	малина виле
	register)	-		o in the result is g			ponding band

REGISTER 22-4: AD1CON5: A/D CONTROL REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15			•		•	•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7							bit (
Legend:							
R = Readat	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13 bit 12-8	111 = AN6 ⁽¹⁾ 110 = AN5 ⁽²⁾ 101 = AN4 100 = AN3 011 = AN2 010 = AN1 001 = AN0 000 = AVss		-				
	11111 = Unir 11101 = AVD	mplemented, do	o not use				
bit 7-5	11101 = AVs 11100 = Upp 11011 = Low 11010 = Inter 10001 = No o 01001 = No o 01111 = AN1 01101 = AN1 01101 = AN1 01001 = AN2 01001 = AN3 00101 = AN3 00101 = AN3 00011 = AN1 00001 = AN1 00001 = AN1 00001 = AN1	33 per guardband river guardband river guardband river rnal Band Gap 0 = Unimplement channels conne channels conne 15 14 13 12 13 14 15 3(1) 5(1) 5(2) 4 3 1 3 2 1 3 3 10 3 5(2) 4 3 3 1 3 1 3 4 5 1 3 3 3 3 3 3 4 5 5 5 6 7	ail (0.215 * Vo Reference (VB nted, do not us ected, all inputs ected, all inputs	D) G)(3) Fe floating (used	for CTMU Tem	perature Sense	or input)
bit 7-5 bit 4-0	11101 = AVs 11100 = Upp 11011 = Low 11010 = Inter 10001 = No of 0000 = No of 01111 = AN1 01101 = AN1 01101 = AN1 01011 = AN1 01001 = AN2 01000 = AN8 00111 = AN7 00100 = AN8 00111 = AN7 00110 = AN8 00101 = AN8 00100 = AN8 00101 = AN8 00101 = AN8 00100 = AN8 00101 = AN8 00100 = AN8 00101 = AN8 00101 = AN8 00100 = AN8 00101 = AN8 00100 = AN8 00001 = AN8 00000 = AN8	(3) yer guardband ra yer guardband ra rnal Band Gap 0 = Unimpleme channels conne channels conne (5 14 13 12 14 13 14 15 14 15 14 15 14 15 14 13 12 14 13 12 14 13 12 14 13 14 15 15 14 15 15 15 15 15 15 15 15 15 16 17 17 17 17 17 17 17 17 17 17	ail (0.215 * Vo Reference (VB nted, do not us ected, all inputs ected, all inputs annel 0 Negati NB<2:0>.	p) G)(3) Fe floating (used floating (used ve Input Select	for CTMU Tem	perature Sense	or input)

REGISTER 22-5: AD1CHS: A/D SAMPLE SELECT REGISTER

REGISTER 22-6: AD1CHITH: A/D SCAN COMPARE HIT REGISTER (HIGH WORD)⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
0-0	0-0	0-0	0=0	0-0	0=0	0-0	0-0
	—				_		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	—	—	_	CHH17	CHH16
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

		1 ,		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-2 **Unimplemented:** Read as '0'.

bit 1-0 CHH<17:16>: A/D Compare Hit bits

<u>If CM<1:0> = 11:</u>

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For all other values of CM<1:0>:

1 = A match has occurred on A/D Result Channel x

0 =No match has occurred on A/D Result Channel x

Note 1: Unimplemented channels are read as '0'.

REGISTER 22-7: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHH7	CHH6	CHH5	CHH4	CHH3	CHH2	CHH1	CHH0
bit 7		•		•	•		bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CHH<15:0>: A/D Compare Hit bits

<u>If CM<1:0> = 11:</u>

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For all other values of CM<1:0>:

1 = A match has occurred on A/D Result Channel n

0 = No match has occurred on A/D Result Channel n

Note 1: Unimplemented channels are read as '0'.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	CSS30	CSS29	CSS28	CSS27	CSS26	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CSS17	CSS16
bit 7							bit 0
Legend:	Legend:						

REGISTER 22-8: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD)⁽¹⁾

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 Unimplemented: Read as '0'

- bit 14-10 **CSS<30:26>:** A/D Input Scan Selection bits 1 = Include corresponding channel for input scan 0 = Skip channel for input scan
- bit 9-2 Unimplemented: Read as '0'
- bit 1-0 CSS<17:16>: A/D Input Scan Selection bits 1 = Include corresponding channel for input scan 0 = Skip channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.

REGISTER 22-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits

- 1 = Include corresponding ANx input for scan
- 0 = Skip channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.

REGISTER 22-10: AD1CTMENH: CTMU ENABLE REGISTER (HIGH WORD)⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	_	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_	—	—	—	CTMEN17	CTMEN16
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-2 Unimplemented: Read as '0'.

bit 1-0 **CTMEN<17:16>:** CTMU Enabled During Conversion bits 1 = CTMU is enabled and connected to the selected channel during conversion 0 =CTMU is not connected to this channel

Note 1: Unimplemented channels are read as '0'.

REGISTER 22-11: AD1CTMENL: CTMU ENABLE REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMUEN11	CTMEN10	CTMEN9	CTMEN8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN7	CTMEN6	CTMEN5	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CTMEN<15:0>: CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion0 = CTMU is not connected to this channel

Note 1: Unimplemented channels are read as '0'.

22.2 A/D Sampling Requirements

The analog input model of the 12-bit A/D Converter is shown in Figure 22-2. The total sampling time for the A/D is a function of the holding capacitor charge time.

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The source impedance (Rs), the interconnect impedance (Ric) and the internal sampling switch (Rss) impedance combine to directly affect the time required to charge CHOLD. The combined impedance of the analog sources must, therefore, be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D Converter, the maximum recommended source impedance, Rs, is $2.5 \text{ k}\Omega$. After the analog input channel is selected (changed), this sampling function must be completed


prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see **Section 29.0 "Electrical Characteristics"**.

EQUATION 22-1: A/D CONVERSION CLOCK PERIOD

$$T_{AD} = T_{CY}(ADCS + 1)$$
$$ADCS = \frac{T_{AD}}{T_{CY}} - 1$$
Note: Based on T_CY = 2/F_OSC; Doze mode and PLL are disabled.





22.3 Transfer Function

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 22-3. The difference of the input voltages, (VINH – VINL), is compared to the reference, ((VR+) - (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The 0000 0000 0001 code is centered at VR- + (1.5 * ((VR+) – (VR-))/4096).
- The 0010 0000 0000 code is centered at VREFL + (2048.5 * ((VR+) – (VR-))/4096).
- An input voltage less than VR- + (((VR-) (VR-))/4096) converts as 0000 0000 0000.
- An input voltage greater than (VR-) + (1023 ((VR+) (VR-))/4096) converts as 1111 1111 1111.




FIGURE 22-3: 12-BIT A/D TRANSFER FUNCTION

23.0 COMPARATOR MODULE

Note:	This data sheet summarizes the features of
	this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on the
	Comparator module, refer to the "PIC24F
	Family Reference Manual", Section 46.
	"Scalable Comparator Module"
	(DS39734).


The comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs, as well as a voltage reference input from either the internal band gap reference, divided by 2 (VBG/2), or the comparator voltage reference generator.


The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is shown in Figure 23-1. Diagrams of the possible individual comparator configurations are shown in Figure 23-2.

Each comparator has its own control register, CMxCON (Register 23-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 23-2).

FIGURE 23-1: COMPARATOR MODULE BLOCK DIAGRAM





REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR	—	—	CEVT	COUT
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	—	CREF	—	_	CCH1	CCH0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15		arator Enable b	t				
		ator is enabled					
bit 14	•	ator is disabled arator Output Ei	aabla hit				
DIL 14	-	ator output is pr					
		ator output is pr					
bit 13	-	parator Output I	-	bit			
		ator output is in	•				
	0 = Compara	ator output is no	ot inverted				
bit 12	CLPWR: Cor	mparator Low-F	ower Mode Se	elect bit			
		itor operates in					
	-	itor does not op		ower mode			
bit 11-10		Unimplemented: Read as '0'					
bit 9	•	arator Event bi					
		ator event defin until the bit is o		<1:0> has occu	rred; subseque	ent triggers and	interrupts are
		ator event has r					
bit 8	-	parator Output b					
	When CPOL						
	1 = VIN + > V						
	1 = VIN + > V $0 = VIN + < V$	/IN-					
	0 = VIN+ < V <u>When CPOL</u>	/IN- /IN- = <u>1:</u>					
	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V	/IN- /IN- = 1: /IN-					
bit 7 6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V	/IN- /IN- = <u>1:</u> /IN-	(Interrupt Dolo	urity Salaat hita			
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0>	′IN- ′IN- <u>= 1:</u> ′IN- ′IN- ▶: Trigger/Even	-	-	he comparator	outout (while C	
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/	/IN- <u>= 1:</u> /IN- /IN- →: Trigger/Event /event/interrupt	generated on	any change of t		output (while C	EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/	/IN- = <u>1:</u> /IN- /IN- -: Trigger/Event/ /event/interrupt /event/interrupt	generated on generated on	-			EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0</u>	/IN- <u>= 1:</u> /IN- /IN- →: Trigger/Event /event/interrupt	generated on generated on	any change of t			EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low tr	/IN- [/] IN- [/] IN- [/] IN- [→] : Trigger/Even [/] event/interrupt (non-inverted p	generated on a genera	any change of t			EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low tr <u>If CPOL = 1 (</u> Low-to-high t	/IN- = 1: /IN- /IN- /IN- /event/interrupt /event/interrupt /event/interrupt (non-inverted polarit (inverted polarit ransition only.	generated on a generated on a <u>plarity):</u> y):	any change of t transition of the	comparator ou	utput:	EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low th <u>If CPOL = 1 (</u> Low-to-high t 01 = Trigger/	/IN- = 1: /IN- /IN- >: Trigger/Event/ /event/interrupt /event/interrupt (non-inverted polarit (inverted polarit transition only. /event/interrupt	generated on a generated on a <u>plarity):</u> <u>y):</u> generated on a	any change of t	comparator ou	utput:	EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low th <u>If CPOL = 1 (</u> Low-to-high t 01 = Trigger/ <u>If CPOL = 0 (</u>	 /IN- = 1: /IN- /IN- * Trigger/Event/interrupt * event/interrupt (non-inverted polarition only. (inverted polarition only. (event/interrupt) (event/interrupt) (non-inverted polarition) (event/interrupt) 	generated on a generated on a <u>plarity):</u> <u>y):</u> generated on a	any change of t transition of the	comparator ou	utput:	EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low th <u>If CPOL = 1 (</u> Low-to-high t 01 = Trigger/ <u>If CPOL = 0 (</u> Low-to-high t	 IN- 1 :: 1 ::<td>generated on a generated on a <u>blarity):</u> generated on a <u>blarity):</u></td><td>any change of t transition of the</td><td>comparator ou</td><td>utput:</td><td>EVT = 0)</td>	generated on a generated on a <u>blarity):</u> generated on a <u>blarity):</u>	any change of t transition of the	comparator ou	utput:	EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low th <u>If CPOL = 1 (</u> Low-to-high t 01 = Trigger/ <u>If CPOL = 0 (</u> Low-to-high t <u>If CPOL = 1 (</u>	<pre>/IN- /IN- = 1: /IN- /IN- /IN- *: Trigger/Event/ /event/interrupt /event/interrupt (non-inverted polarit ransition only. (inverted polarit ransition only. /event/interrupt (non-inverted polarit (inverted polarit). (inverted polarit). (inverted polarit).</pre>	generated on a generated on a <u>blarity):</u> generated on a <u>blarity):</u>	any change of t transition of the	comparator ou	utput:	EVT = 0)
bit 7-6	0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0 > 11 = Trigger/ 10 = Trigger/ <u>If CPOL = 0 (</u> High-to-low tr <u>If CPOL = 1 (</u> Low-to-high t <u>If CPOL = 1 (</u> High-to-low tr	 IN- 1 :: 1 ::<td>generated on a generated on a <u>blarity):</u> generated on a <u>blarity):</u> <u>y):</u></td><td>any change of t transition of the transition of cor</td><td>comparator ou</td><td>utput:</td><td>EVT = 0)</td>	generated on a generated on a <u>blarity):</u> generated on a <u>blarity):</u> <u>y):</u>	any change of t transition of the transition of cor	comparator ou	utput:	EVT = 0)

REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (CONTINUED)

bit 4	CREF: Comparator Reference Select bits (non-inverting input)
	 1 = Non-inverting input connects to internal CVREF voltage 0 = Non-inverting input connects to CxINA pin
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CCH<1:0>: Comparator Channel Select bits
	11 = Inverting input of comparator connects to VBG/2
	10 = Inverting input of comparator connects to CxIND pin
	01 = Inverting input of comparator connects to CxINC pin

00 = Inverting input of comparator connects to CxINB pin

REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	1 = Discontinue operation of all comparators when device enters Idle mode0 = Continue operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

24.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "PIC24F Family Reference Manual", Section 20. "Comparator Module Voltage Reference Module" (DS39709).


24.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides a range of output voltages, with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





REGISTER 24-1:	CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER
----------------	---

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—		—	_	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	
bit 7							bit (
<u> </u>								
Legend: R = Readable	a hit	\\/ = \\/ritabla	h:t		conted bit read			
		W = Writable		U = Unimplem				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-8	Unimplemen	ted: Read as '(ı'					
bit 7	•			nahle hit				
		REN: Comparator Voltage Reference Enable bit						
	1 = CVREE ci	CVREF circuit powered on CVREF circuit powered down						
bit 6	0 = CVREF ci		lown	bit				
bit 6	0 = CVREF ci CVROE: Com	rcuit powered d	lown Dutput Enable					
bit 6	0 = CVREF ci CVROE: Com 1 = CVREF vo	rcuit powered d	lown Dutput Enable utput on CVRE	EF pin				
bit 6 bit 5	0 = CVREF ci CVROE: Com 1 = CVREF vo 0 = CVREF vo	rcuit powered d nparator VREF C oltage level is o	lown Dutput Enable utput on CVRE isconnected fr	EF pin Tom CVREF pin				
	0 = CVREF ci CVROE: Com 1 = CVREF vc 0 = CVREF vc CVRSS: Com 1 = Compara	rcuit powered d nparator VREF C bitage level is o bitage level is d nparator VREF S tor reference se	lown Dutput Enable utput on CVRe isconnected fr source Selectio ource, CVRSR	EF pin rom CVREF pin on bit c = VREF+ – VF				
bit 5	0 = CVREF ci CVROE: Com 1 = CVREF vo 0 = CVREF vo CVRSS: Com 1 = Compara 0 = Compara	rcuit powered d nparator VREF C oltage level is o oltage level is d nparator VREF S tor reference so tor reference so	lown Dutput Enable utput on CVRE isconnected fr Gource Selectio ource, CVRSR ource, CVRSR	EF pin rom CVREF pin on bit c = VREF+ – VF c = AVDD – AV	SS			
	0 = CVREF ci CVROE: Com 1 = CVREF vc 0 = CVREF vc CVRSS: Com 1 = Compara 0 = Compara CVR<4:0>: C	rcuit powered d parator VREF C oltage level is o oltage level is d parator VREF S tor reference so tor reference so omparator VRE	lown Dutput Enable utput on CVRE isconnected fr Gource Selectio ource, CVRSR ource, CVRSR	EF pin rom CVREF pin on bit c = VREF+ – VF	SS			
bit 5	0 = CVREF ci CVROE: Com 1 = CVREF vc 0 = CVREF vc CVRSS: Com 1 = Compara 0 = Compara CVR<4:0>: C When CVRSS	rcuit powered d parator VREF C bitage level is o bitage level is d parator VREF S tor reference so tor reference so omparator VRE S = 1:	lown Dutput Enable utput on CVRE isconnected fr Source Selectio ource, CVRSR ource, CVRSR F Value Select	F pin from CVREF pin on bit C = VREF+ - VF C = AVDD - AV tion $0 \le CVR < 4$:	SS			
bit 5	0 = CVREF ci CVROE: Com 1 = CVREF vc 0 = CVREF vc CVRSS: Com 1 = Compara 0 = Compara CVR<4:0>: C When CVRSS	rcuit powered d parator VREF C pltage level is o pltage level is d parator VREF S tor reference so tor reference so omparator VRE S = 1: (F-) + (CVR<4:0)	lown Dutput Enable utput on CVRE isconnected fr Source Selectio ource, CVRSR ource, CVRSR F Value Select	F pin from CVREF pin on bit C = VREF+ - VF C = AVDD - AV tion $0 \le CVR < 4$:	SS			

25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Measurement Unit, refer to the "PIC24F Family Reference Manual", Section 53. "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- Control of response to edge levels or edge transitions
- Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance, or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.

25.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:


EQUATION 25-1:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 25-1 illustrates the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



25.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 25-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTED pins, but other configurations using internal edge sources are possible.

25.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 25-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT





FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		_	—	_	_	_	—
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 15	CTMUEN: CT	MU Enable bit					
	1 = Module is						
	0 = Module is						
bit 14	•	ted: Read as '(
bit 13		Stop in Idle Moo					
		ue module ope module operat			lle mode		
bit 12	TGEN: Time (Generation Ena	able bit				
		edge delay gen					
		edge delay ger	neration				
bit 11	EDGEN: Edge						
	1 = Edges an 0 = Edges an						
bit 10	•	Edge Sequence	e Enable bit				
		vent must occu		2 event can o	ccur		
	0 = No edge	sequence is ne	eded				
bit 9		alog Current So					
		urrent source o					
hit Q	•	urrent source o	utput is not gro	Junueu			
bit 8	•	ger Control bit utput is enabled	4				
	0 = Trigger o	utput is disable	d				

REGISTER 25-1: CTMUCON1: CTMU CONTROL REGISTER 1

REGISTER 25-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG1EDGE	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2	EDG1
bit 15		• 					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
EDG2EDGE	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	_
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimplen	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	EDG1EDGE:	Edge 1 Edge-S	Sensitive Selec	t bit			
	1 = Input is e 0 = Input is le						
bit 14	EDG1POL: E	dge 1 Polarity	Select bit				
		programmed for					
	0 = Edge 1 is	programmed for	or a negative e	dge response			
bit 13-10	EDG1SEL<3:	0>: Edge 1 So	urce Select bits	;			
		1 source is Co					
		1 source is Co					
		1 source is Co 1 source is IC3		but			
		1 source is IC2					
		1 source is IC1					
		1 source is CT					
	1000 = Edge	1 source is CT	ED7				
		1 source is CT					
		1 source is CT					
		1 source is CT 1 source is CT					
	0	1 source is CT					
		1 source is CT					
		1 source is OC					
	•	1 source is Tin					
bit 9	EDG2: Edge	2 Status bit					
	-		2 and can be w	ritten to contro	ol current source	e.	
	1 = Edge 2 h						
	0	as not occurred	ł				
bit 8	EDG1: Edge	1 Status bit					
			1 and can be w	ritten to contro	ol current source	e.	
	1 = Edge 1 ha	-					
		as not occurred					
bit 7	0	Edge 2 Edge-S	Sensitive Selec	t bit			
~	1 = Input is ed						
	1 = 11 put is et	-					

- **Note 1:** Edge sources, CTED11 and CTED12, are not available on PIC24FV32KA302 devices.
 - 2: Edge sources, CTED3,CTED11, CTED12 and CTED13, are not available on PIC24FV32KA301 devices.

REGISTER 25-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

- bit 6 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge 0 = Edge 2 is programmed for a negative edge bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is Comparator 3 output 1110 = Edge 2 source is Comparator 2 output 1101 = Edge 2 source is Comparator 1 output 1100 = Unimplemented; do not use 1011 = Edge 2 source is IC3 1010 = Edge 2 source is IC2 1001 = Edge 2 source is IC1 1000 = Edge 2 source is CTED13⁽²⁾ 0111 = Edge 2 source is CTED12^(1,2) 0110 = Edge 2 source is CTED11^(1,2) 0101 = Edge 2 source is CTED10 0100 = Edge 2 source is CTED9 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is OC1 0000 = Edge 2 source is Timer1
- bit 1-0 Unimplemented: Read as '0'
- Note 1: Edge sources, CTED11 and CTED12, are not available on PIC24FV32KA302 devices.
 - 2: Edge sources, CTED3, CTED11, CTED12 and CTED13, are not available on PIC24FV32KA301 devices.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		—		_	
bit 7		·		-			bit
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
	000000 = No	minal current o	utput specified	nominal current by IRNG<1:0> nominal current			
bit 9-8	000000 = No 111111 = Min 100010 100001 = Ma	minal current o nimum negative aximum negative	utput specified change from e change from	d by IRNG<1:0> nominal current	t		
bit 9-8	000000 = No 111111 = Min 100010 100001 = Ma IRNG<1:0>: 0 11 = 100 x Ba 10 = 10 × Ba	minal current o nimum negative ximum negative Current Source ase Current se Current urrent Level (0.5	e change from change from change from Range Select	d by IRNG<1:0> nominal current nominal current bits	t		

REGISTER 25-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

NOTES:

26.0 SPECIAL FEATURES

- **Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Watchdog Timer, High-Level Device Integration and Programming Diagnostics, refer to the individual sections of the *"PIC24F Family Reference Manual"* provided below:
 - Section 9. "Watchdog Timer (WDT)" (DS39697)
 - Section 36. "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725)
 - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FV32KA304 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

26.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location, F80000h. A complete list is provided in Table 26-1. A detailed explanation of the various bit functions is provided in Register 26-1 through Register 26-8.

The address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh), which can only be accessed using table reads and table writes.

TABLE 26-1: CONFIGURATION REGISTERS LOCATIONS

Configuration Register	Address
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E
FDS	F80010

REGISTER 26-1: FBS: BOOT SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	BSS2	BSS1	BSS0	BWRP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented: Read as '0'

- bit 3-1 BSS<2:0>: Boot Segment Program Flash Code Protection bits
 - 111 = No boot program Flash segment
 - 011 = Reserved
 - 110 = Standard security, boot program Flash segment starts at 200h, ends at 000AFEh
 - 010 = High-security boot program Flash segment starts at 200h, ends at 000AFEh
 - 101 = Standard security, boot program Flash segment starts at 200h, ends at 0015FEh⁽¹⁾
 - 001 = High-security, boot program Flash segment starts at 200h, ends at 0015FEh⁽¹⁾
 - 100 = Standard security; boot program Flash segment starts at 200h, ends at 002BFEh⁽¹⁾
 - 000 = High-security; boot program Flash segment starts at 200h, ends at 002BFEh⁽¹⁾

bit 0 BWRP: Boot Segment Program Flash Write Protection bit

- 1 = Boot segment may be written
- 0 = Boot segment is write-protected

Note 1: This selection should not be used in PIC24FV16KA3XX devices.

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—	—	—	—	—	_	GSS0	GWRP
bit 7							bit 0
Legend:							
Legend: R = Readable	bit	C = Clearable	e bit	U = Unimpleme	ented bit, read	d as '0'	

bit 7-2	Unimplemented: Read as '0'
bit 1	GSS0: General Segment Code Flash Code Protection bit
	1 = No protection0 = Standard security is enabled
bit 0	GWRP: General Segment Code Flash Write Protection bit
	 1 = General segment may be written 0 = General segment is write-protected

REGISTER 26-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER

REGISTER 26-3: FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
IESO	LPRCSEL	SOSCSRC			FNOSC2	FNOSC1	FNOSC0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit	, read as '0'
-n = Value at PO	R '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7 IE	SO: Internal External Switchover bit		
1	= Internal External Switchover mode	is enabled (Two-Speed Start	-up is enabled)
0	Internal External Switchover mode i	is disabled (Two-Speed Star	t-un is disabled)

bit 6	LPRCSEL: Internal LPRC Oscillator Power Select bit
	1 = High-Power/High-Accuracy mode
	0 = Low-Power/Low-Accuracy mode
bit 5	SOSCSRC: Secondary Oscillator Clock Source Configuration bit
	1 = SOSC analog crystal function is available on the SOSCI/SOSCO pins

0 = SOSC crystal is disabled; digital SCLKI function is selected on SOSCO pin

bit 4-3 Unimplemented: Read as '0'

```
bit 2-0 FNOSC<2:0>: Oscillator Selection bits
```

- 000 = Fast RC Oscillator (FRC)
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
 - 100 = Secondary Oscillator (SOSC)
 - 101 = Low-Power RC Oscillator (LPRC)
 - 110 = 500 kHz Low-Power FRC Oscillator with divide-by-N (LPFRCDIV)
 - 111 = 8 MHz FRC Oscillator with divide-by-N (FRCDIV)

REGISTER	26-4: FOSC	: OSCILLA	OR CONFIGU	JRATION REC	SISTER				
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	P = Program	nmable bit	U = Unimplem	ented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea	red	x = Bit is unkr	iown		
	 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled 								
bit 5		•							
	SOSCSEL: Secondary Oscillator Power Selection Configuration bit 1 = Secondary oscillator is configured for high-power operation 0 = Secondary oscillator is configured for low-power operation								
bit 4-3	POSCFREQ<1	I:0>: Primary	Oscillator Frequ	uency Range Co	onfiguration bit	S			
	10 = Primary c	scillator/extenscillator/extenscillator/extension	nal clock input f	frequency is great frequency is bett frequency is less	ween 100 kHz	and 8 MHz			

bit 2 OSCIOFNC: CLKO Enable Configuration bit

 1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMD<1:0> = 11 or 00)
 0 = CLKO output disabled

bit 1-0 **POSCMD<1:0>:** Primary Oscillator Configuration bits

11 = Primary Oscillator mode is disabled

10 = HS Oscillator mode is selected

- 01 = XT Oscillator mode is selected
- 00 = External Clock mode is selected

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1			
FWDTEN	1 WINDIS	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0			
bit 7						·	bit			
Legend:										
R = Reada	able bit	P = Programn	hable bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown			
bit 7,5	FWDTEN<1:0	>: Watchdog Ti	mer Enable bi	t						
	11 = WDT is e	enabled in hardv	vare							
		controlled with th		0						
		enabled only wh				p; SWDTEN bi	t is disabled			
bit 6		disabled in hard			I					
	WINDIS: Windowed Watchdog Timer Disable bit									
	 Standard WDT is selected; windowed WDT is disabled Windowed WDT is enabled; note that executing a CLRWDT instruction while the WDT is disabled ir 									
		and software (F								
	Reset									
bit 4	FWPSA: WDT Prescaler bit									
		caler ratio of 1:1								
	•	scaler ratio of 1:3								
bit 3-0	WDTPS<3:0>: Watchdog Timer Postscale Select bits									
	1111 = 1:32,768									
	1110 = 1:16,384 1101 = 1:8,192									
	1101 - 1.6, 192 1100 = 1:4,096									
	1011 = 1:2,048									
	1010 = 1:1,024									
	1001 = 1:512 1000 = 1:256									
	0111 = 1:128									
	0110 = 1:64									
	0101 = 1:32									
	0100 = 1:16									
	0011 = 1:8 0010 = 1:4									
	0010 - 1.7									
	0001 = 1:2									

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLRE ⁽	²⁾ BORV1 ⁽³⁾	BORV0 ⁽³⁾	I2C1SEL ⁽¹⁾	PWRTEN	LVRCFG ⁽¹⁾	BOREN1	BOREN0
bit 7		·	•	•		•	bit (
Legend:							
R = Read	able bit	P = Program	nable bit	U = Unimplem	ented bit, read a	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	MCLRE: MCL	 R Pin Enable b	it(2)				
		is enabled; RA		isabled			
	0 = RA5 input	pin is enabled;	MCLR is disab	led			
bit 6-5	BORV<1:0>: 1	Brown-out Rese	et Enable bits ⁽³)			
		ut Reset set to I	owest voltage				
	10 = Brown-out	ut Reset ut Reset set to I	highest voltage				
				d – "zero-powe	r" is selected		
bit 4	I2C1SEL: Alte	rnate I2C1 Pin	Mapping bit ⁽¹⁾				
		ation for SCL1					
		ocation for SCL					
bit 3		wer-up Timer E	nable bit				
	1 = PWRT is e 0 = PWRT is c						
bit 2		/-Voltage Regul	ator Configurat	tion bit(1)			
		ge regulator is r					
				ontrolled by the	LVREN bit (RC	ON<12>) during	g Sleep
bit 1-0	BOREN<1:0>	: Brown-out Re	set Enable bits				
				e; SBOREN bit			
			•		and disabled in S	leep; SBOREN	l bit is disable
				SBOREN bit se re; SBOREN bi	0		
Note 1:	This setting only	applies to the "	FV" devices. Tl	his bit is reserve	ed and should be	e maintained as	s '1' on "F"
	devices.						
2:	The MCLRE fuse					ode entry. This	prevents a
-	user from accide						
3:	Refer to Section	29.0 "Electric	al Characteris	tics" for BOR v	oltages.		

REGISTER	REGISTER 26-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER										
R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1				
DEBUG	_	—	_	—	—	FICD1	FICD0				
bit 7							bit 0				
Langed											
Legend:											
R = Readab	le bit	P = Programm	nable bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit i				'0' = Bit is cleared x = Bit is unknown							
bit 7	bit 7 DEBUG: Background Debugger Enable bit 1 = Background debugger is disabled 0 = Background debugger functions are enabled										
bit 6-2	Unimplemente	ed: Read as '0'									
bit 1-0	bit 1-0 FICD<1:0:> ICD Pin Select bits										
	 11 = PGEC1/PGED1 are used for programming and debugging the device 10 = PGEC2/PGED2 are used for programming and debugging the device 01 = PGEC3/PGED3 are used for programming and debugging the device 00 = Reserved; do not use 										

REGISTER 2			P CONFIGUR						
R/P-1	R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
DSWDTEN	DSBOREN	—	DSWDTOSC	DSWDTPS3	DSWDTPS2	DSWDTPS1	DSWDTPS0		
bit 7							bit 0		
Legend:									
R = Readable		P = Program		-	nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
L:1 7			ah da a Timan Fu	achla hit					
	DSWDTEN: De 1 = DSWDT is	• •	choog timer Er	lable bit					
	0 = DSWDT is								
bit 6	DSBOREN: De	ep Sleep/Low-	Power BOR En	able bit					
	(does not affect	operation in n	on Deep Sleep	modes)					
	1 = Deep Sleep		•	•					
	0 = Deep Sleep BOR is disabled in Deep Sleep Unimplemented: Read as '0'								
	DSWDTOSC:			ect bit					
	1 = DSWDT us								
	0 = DSWDT us								
bit 3-0	DSWDTPS<3:0	0>: Deep Slee	p Watchdog Tin	ner Postscale S	Select bits				
	The DSWDT pr	rescaler is 32;	this creates an	approximate b	ase time unit o	f 1 ms.			
	1111 = 1:2,147			I					
	1110 = 1:536,8 1101 = 1:134,2								
	1100 = 1:33,55								
	1011 = 1:8,388		,						
	1010 = 1:2,097								
	1001 = 1:524,2 1000 = 1:131,0	•	,						
	0111 = 1:32,76	•	,						
	0110 = 1:8,192	2 (8.5 seconds)) nominal						
	0101 = 1:2,048	•							
	0100 = 1:512 (0011 = 1:128 (
	0010 = 1:32 (3)	,							
	0001 = 1:8 (8.3	3 ms) nominal							
	0000 = 1:2 (2.1	I ms) nominal							

REGISTER 26-9: DEVID: DEVICE ID REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_		—	—	_	—		
bit 23	·						bit 10	
R	R	R	R	R	R	R	R	
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0	
bit 15							bit 8	
R	R	R	R	R	R	R	R	
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0	
bit 7	·						bit C	
Legend:			,					
R = Readab		W = Writable bit		U = Unimplemented bit, rea				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x =		x = Bit is unknown		
bit 23-16	Unimplemen	ted: Read as '	ı'					
511 20 10		tou. r toud do t						
bit 15-8	-	Device Family	Identifier hits					
bit 15-8	FAMID<7:0>:	Device Family PIC24FV32KA						
	FAMID<7:0>: 01000101 =	PIC24FV32KA	304 family					
bit 15-8 bit 7-0	FAMID<7:0>: 01000101 = DEV<7:0>: In	PIC24FV32KA	304 family e Identifier bits					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 =	PIC24FV32KA	304 family e Identifier bits 304					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 00000111 =	PIC24FV32KA dividual Device PIC24FV32KA	304 family 9 Identifier bits 304 304					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 00000111 = 00010011 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA	304 family dentifier bits 304 304 302					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 000100111 = 00010011 = 00010011 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA PIC24FV32KA PIC24FV32KA PIC24FV16KA	304 family dentifier bits 304 304 302 302 302 301					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 000100111 = 00010011 = 00010011 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA PIC24FV32KA PIC24FV32KA	304 family dentifier bits 304 304 302 302 302 301					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 00010011 = 00010011 = 00010011 = 00011001 = 00001001 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA PIC24FV32KA PIC24FV32KA PIC24FV32KA PIC24FV32KA PIC24FV16KA	304 family dentifier bits 304 302 302 301 301					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 00010011 = 00010011 = 00010011 = 00011001 = 00001001 = 00010110 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA PIC24FV32KA PIC24FV32KA PIC24FV32KA PIC24FV16KA PIC24F32KA3 PIC24F32KA3	304 family dentifier bits 304 304 302 302 301 301 301					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 00000011 = 00010011 = 00010011 = 00011001 = 00001001 = 00001010 = 00010110 = 00010010 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA PIC24FV32KA PIC24FV32KA PIC24FV32KA PIC24FV16KA PIC24F32KA30 PIC24F16KA30 PIC24F32KA30	304 family e Identifier bits 304 302 302 301 301 04 04 02					
	FAMID<7:0>: 01000101 = DEV<7:0>: In 00010111 = 00000011 = 00010011 = 00010011 = 00011001 = 00001001 = 00000100 = 00010010 = 00010010 =	PIC24FV32KA dividual Device PIC24FV32KA PIC24FV16KA PIC24FV32KA PIC24FV32KA PIC24FV32KA PIC24FV16KA PIC24F32KA3 PIC24F32KA3	304 family dentifier bits 304 302 302 301 301 04 04 02 02					

REGISTER 26-10: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		—		—		—	—	
bit 23							bit 16	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	—	—	—	—	—	
bit 15		-				•	bit 8	
U-0	U-0	U-0	U-0	R	R	R	R	
—	—	—	—	REV3	REV2	REV1	REV0	
bit 7		-				•	bit 0	
Legend:								
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					

bit 23-4 Unimplemented: Read as '0'

bit 3-0 REV<3:0>: Minor Revision Identifier bits

26.2 On-Chip Voltage Regulator

All of the PIC24FV32KA304 family of devices power their core digital logic at a nominal 3.0V. This may create an issue for designs that are required to operate at a higher typical voltage, as high as 5.0V. To simplify system design, all devices in the "FV" family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is always enabled and provides power to the core from the other VDD pins. A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 26-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 29.1 "DC Characteristics"**. In all of the PIC24FJ64GA family of devices, the regulator is disabled.


For the "F" devices, the VDDCORE and VDD pins are internally tied together to operate at an overall lower allowable voltage range (1.8-3.6V). Refer to Figure 26-1 for possible configurations.

26.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION

For all PIC24FV32KA304 devices, the on-chip regulator provides a constant voltage of 3.0V nominal to the digital core logic. The regulator can provide this level from a VDD of about 3.0V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 3.0V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, High/Low-Voltage Detect (HLVD) circuit. When VDD drops below full-speed operating voltage, the circuit sets the High/Low-Voltage Detect Interrupt Flag, HLVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode or trigger an orderly shutdown. High/Low-Voltage Detection is only available for "FV" parts.

FIGURE 26-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



26.2.2 ON-CHIP REGULATOR AND POR

For PIC24FV32KA304 devices, it takes approximately 1 μ s for it to generate output. During this time, designated as TPM, code execution is disabled. TPM is applied every time the device resumes operation after any power-down, including Sleep mode.

26.3 Watchdog Timer (WDT)

For the PIC24FV32KA304 family of devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the Configuration bits, WDTPS<3:0> (FWDT<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranging from 1 ms to 131 seconds, can be achieved. The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled in hardware (FWDTEN<1:0> = 11), it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake and code execution will continue from where the PWRSAVinstruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

26.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the Configuration bit, WINDIS (FWDT<6>), to '0'.

26.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When both the FWDTEN<1:0> Configuration bits are set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN<1:0> Configuration bits have been programmed to '10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. When the FWTEN<1:0> bits are set to '01', the WDT is enabled only in Run and Idle modes, and is disabled in Sleep. Software control of the WDT SWDTEN bit (RCON<5>) is disabled with this setting.




FIGURE 26-2: WDT BLOCK DIAGRAM

26.4 Deep Sleep Watchdog Timer (DSWDT)

In PIC24FV32KA304 family devices, in addition to the WDT module, a DSWDT module is present which runs while the device is in Deep Sleep, if enabled. It is driven by either the SOSC or LPRC oscillator. The clock source is selected by the Configuration bit, DSWCKSEL (FDS<4>).

The DSWDT can be configured to generate a time-out at 2.1 ms to 25.7 days by selecting the respective postscaler. The postscaler can be selected by the Configuration bits, DSWDTPS<3:0> (FDS<3:0>). When the DSWDT is enabled, the clock source is also enabled.

DSWDT is one of the sources that can wake-up the device from Deep Sleep mode.

26.5 Program Verification and Code Protection

For all devices in the PIC24FV32KA304 family, code protection for the boot segment is controlled by the Configuration bit, BSS0, and the general segment by the Configuration bit, GSS0. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the boot segment and bit, GWRP, for the general segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

26.6 In-Circuit Serial Programming

PIC24FV32KA304 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx) and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

26.7 In-Circuit Debugger

When MPLAB[®] ICD 3, MPLAB REAL ICE[™] or PICkit[™] 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the
	PIC24F instruction set architecture and is
	not intended to be a comprehensive
	reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 28-1 lists the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all of the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal \in {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register \in { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in File register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
1	BRA	GE, Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
	BRA		Branch if Not Negative	1	1 (2)	None
		NN, Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NOV, Expr	Branch if Not Zero	1		None
	BRA	NZ, Expr	Branch if Overflow	1	1 (2)	
	BRA	OV,Expr		1	1 (2) 2	None
	BRA	Expr	Branch Unconditionally			None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 28-2:	INSTRUCTION SET	OVERVIEW
		•••

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	f = f	1	1	N, Z
0011	COM	f,WREG	WREG = Ī	1	1	N, Z
	СОМ		Wd = Ws	1	1	N, Z
CP	CP	Ws,Wd	Compare f with WREG	1	1	,
CP		f Wh Hliff		1	1	C, DC, N, OV, Z
	CP	Wb,#lit5	Compare Wb with lit5		1	C, DC, N, OV, Z
GD 0	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
CDD	CP0	Ws f	Compare Ws with 0x0000 Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
CPB	CPB			1	1	C, DC, N, OV, Z
	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow Compare Wb with Ws, with Borrow	1	1	C, DC, N, OV, Z C, DC, N, OV, Z
	CPB	Wb,Ws	$(Wb - Ws - \overline{C})$		1	C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = $f - 2$	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR f f=Logical Right Shift f			1	1	C, N, OV, Z
2011	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wid = Logical Right Shift Wb by Wns	1	1	N, Z
I 40V N N	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
MOV	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
		f	Move [Wis Sair 10] to Wild	1	1	1
	MOV		Move f to WREG	1	1	N, Z N, Z
	MOV	f,WREG				
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	None
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
FOF	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S	-	Push Shadow Registers	1	1	None

TABLE 28-2:	INSTRUCTION SET OVERVIEW	(CONTINUED)

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
-	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C, DC, N, OV, Z
		#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB					
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,#lit5,Wd	Wd = Wb - lit5 - (C)	1	1	C, DC, N, OV, Z
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

29.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FV32KA304 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FV32KA304 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	
Voltage on VDD with respect to Vss (PIC24FVXXKA30X)	
Voltage on VDD with respect to Vss (PIC24FXXKA30X)	0.3V to +4.5V
Voltage on any combined analog and digital pin, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	0.3V to +9.0V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽¹⁾	250 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽¹⁾	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 29-1).

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

29.1 DC Characteristics




FIGURE 29-1: PIC24FV32KA304 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

FIGURE 29-2: PIC24F32KA304 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)




TABLE 29-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD		Pint + Pi/c)	W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 29-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 20-Pin SPDIP	θJA	62.4		°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	60	_	°C/W	1
Package Thermal Resistance, 20-Pin SSOP	θJA	108	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71	_	°C/W	1
Package Thermal Resistance, 20-Pin SOIC	θJA	75	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	80.2	_	°C/W	1
Package Thermal Resistance, 20-Pin QFN	θJA	43	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN	θJA	32	—	°C/W	1
Package Thermal Resistance, 44-Pin QFN	θJA	29	_	°C/W	1
Package Thermal Resistance, 48-Pin UQFN	θJA	_	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 29-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTER		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Para m No.	Symbol	Characteristic	Min	Conditions					
DC10	Vdd	Supply Voltage	1.8		3.6	V	For F devices		
			2.0	_	5.5V	V	For FV devices		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5		—	V			
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	0.7	V			
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_		V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 29-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

IADLE	23-4. 1		JE DETECT CHARACT		00									
Standar	Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX													
Operatin	Deperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial													
Param No.	Symbol	Chara	acteristic	Min	Тур	Max	Units	Conditions						
DC18	Vhlvd	HLVD Voltage on VDD	HLVDL<3:0> = 0000 ⁽²⁾	_	—	1.90	V							
		Transition	HLVDL<3:0> = 0001	1.88	—	2.13	V							
			HLVDL<3:0> = 0010	2.09	—	2.35	V							
			HLVDL<3:0> = 0011	2.25	—	2.53	V							
			HLVDL<3:0> = 0100	2.35	—	2.62	V							
			HLVDL<3:0> = 0101	2.55	—	2.84	V							
			HLVDL<3:0> = 0110	2.80	—	3.10	V							
			HLVDL<3:0> = 0111	2.95	—	3.25	V							
			HLVDL<3:0> = 1000	3.09	—	3.41	V							
			HLVDL<3:0> = 1001	3.27	—	3.59	V							
			HLVDL<3:0> = 1010 ⁽¹⁾	3.46	—	3.79	V							
			HLVDL<3:0> = 1011 ⁽¹⁾	3.62	_	4.01	V							
			HLVDL<3:0> = 1100 ⁽¹⁾	3.91		4.26	V							
			HLVDL<3:0> = 1101 ⁽¹⁾	4.18	—	4.55	V							
			HLVDL<3:0> = 1110 ⁽¹⁾	4.49		4.87	V							

Note 1: These trip points should not be used on PIC24F32KA304 devices.

2: This trip point should not be used on PIC24FVXXKA30X devices.

TABLE 29-5: BOR TRIP POINTS

	Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial												
Param No.	Sym Characteristic Min Jyn Max Units Conditions												
DC19		BOR Voltage on VDD Transition	BORV = 00		—		—	Valid for LPBOR and DSBOR, Note 1					
			BORV = 01	2.90	3	3.38	V						
			BORV = 10	2.53	2.7	3.07	V						
	BORV = 11 1.75 1.85 2.05 V Note 2												
	BORV = 11 1.95 2.05 2.16 V Note 3												

Note 1: LPBOR re-arms the POR circuit but does not cause a BOR.

2: Valid for PIC24F (3.3V) devices.

3: Valid for PIC24FV (5V) devices.

TABLE 29-6:		ISTICS: OPERATING CURRENT (IDD) Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX								
DC CHARACT	FRISTICS	Standard O	perating Co	nations:	2.0V to 5.5V F					
		Operating te	mperature -	$40^{\circ}C \le TA$	≤ +85°C for Indu					
Parameter No.	Device	Typical	IS							
IDD Current										
DC20			—		-40°C					
DC20a		269.00	—	μA	+25°C	2.0V				
DC20b		209.00	—	μΛ	+60°C	2.0 V				
DC20c	PIC24FV32KA3XX	450.00		+85°C						
DC20d	1 10241 V32114377		—		-40°C					
DC20e		465.00	_	μA	+25°C	5.0V				
DC20f		405.00	—	μΑ	+60°C	5.00				
DC20g			830.00		+85°C		0.5 MIPS,			
DC20h			—		-40°C		FOSC = 1 MHz			
DC20i		200.00	—		+25°C	1.8V				
DC20j		200.00	_	μA	+60°C	1.0V				
DC20k	PIC24F32KA3XX		330.00		+85°C					
DC20I	FIG24F32KA3AA		—		-40°C					
DC20m		410.00	—	ıιΔ	+25°C	3.3V				
DC20n		410.00	_	μA	+60°C	3.3V				
DC20o			750.00		+85°C					
DC22			—		-40°C					
DC22a		490.00	_	μA	+25°C	2.0V				
DC22b		490.00	—	μΑ	+60°C	2.00				
DC22c			_		+85°C					
DC22d	PIC24FV32KA3XX		—		-40°C					
DC22e		000.00	_		+25°C	5.0V				
DC22f		880.00	_	μA	+60°C	5.00				
DC22g			_		+85°C		1 MIPS,			
DC22h			_		-40°C		FOSC = 2 MHz			
DC22i		407.00	_		+25°C	1.8V				
DC22j		407.00	_	μA	+60°C	1.00				
DC22k	DICOAEOOKAOXX		_]	+85°C]				
DC22I	PIC24F32KA3XX		l –		-40°C	Ī	1			
DC22m		000.00	—		+25°C	2.01/				
DC22n		800.00	—	μA	+60°C	3.3V				
DC22o				1	+85°C	1				

TABLE 29-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARAC	TERISTICS		_		1.8V to 3.6V F 2.0V to 5.5V F ≤ +85°C for Ind	PIC24FV3	
Devementer		Operating te	mperature -	40 C ≤ IA 		ustrial	
Parameter No.	Device	Typical	Max		Conditions		
IDD Current (Continued)			•	1		
DC24				_	-40°C		
DC24a	PIC24FV32KA3XX	13.00		mA	+25°C	5.0V	
DC24b		10.00			+60°C	0.01	
DC24c			20.00		+85°C		16 MIPS,
DC24d				-	-40°C		FOSC = 32 MHz
DC24e	PIC24F32KA3XX	12.00		mA	+25°C	3.3V	
DC24f	110241021010701	12.00		110 (+60°C	0.01	
DC24g			18.00		+85°C		
DC26			_		-40°C		
DC26a		2.00		mA	+25°C	2.0V	
DC26b		2.00	—		+60°C	2.00	
DC26c			_		+85°C		
DC26d	PIC24FV32KA3XX		—		-40°C		1
DC26e		0.50	_		+25°C	5 0) (
DC26f		3.50		mA	+60°C	5.0V	
DC26g				1	+85°C	1	FRC (4 MIPS),
DC26h					-40°C		FOSC = 8 MHz
DC26i				- mA	+25°C	1.8V	
DC26j		1.80			+60°C		
DC26k	-				+85°C		
DC26I	PIC24F32KA3XX		_		-40°C		-
DC26m	-			-	+25°C	-	
DC26n	-	3.40		mA	+60°C	3.3V	
DC260	-				+85°C		
DC30					-40°C		
DC30a	-			1	+25°C	-	
DC30b	-	48.00		μA	+60°C	2.0V	
DC30c			250.00	1	+85°C	-	
DC30d	PIC24FV32KA3XX		200.00		-40°C		-
DC30e	-			-	+25°C	-	
DC30f	-	75.00		μA	+60°C	5.0V	
DC30g			275.00		+00 C +85°C		LPRC
DC30h			210.00		-40°C		(15.5 KIPS),
DC30i	1			1	-40 C +25°C	-	FOSC = 31 kHz
DC30j	1	8.10		μA	+25 C +60°C	1.8V	
DC30j DC30k	4		28.00	{	+85°C	-	
DC30k DC30l	PIC24F32KA3XX		20.00		-40°C		4
	4			-		-	
DC30m	4	13.50		μA	+25°C	3.3V	
DC30n	4			-	+60°C	4	
DC30o	shaded rows are PIC24		55.00	<u> </u>	+85°C		

TABLE 29-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

TABLE 29-7	7: DC CHARACT						277
	RACTERISTICS	Standard	Operating C	onaltions:	1.8V to 3.6V 2.0V to 5.5V		
		Operating	temperature	$-40^{\circ}C \le TA$	\leq +85°C for Ind		
Parameter No.	Device	Typical Max Units				Condition	S
Idle Current	(IIDLE)						
DC40					-40°C		
DC40a		120.00		μA	+25°C	2.0V	
DC40b		120.00		μΛ	+60°C	2.00	
DC40c	PIC24FV32KA3XX		200.00		+85°C		
DC40d			—		-40°C		
DC40e		160.00	—	μA	+25°C	5.0V	
DC40f		100.00	—	μΑ	+60°C		
DC40g			430.00		+85°C		0.5 MIPS,
DC40h			—		-40°C		FOSC = 1 MHz
DC40i		50.00	_		+25°C	1.01/	
DC40j		50.00	_	μA	+60°C	1.8V	
DC40k			100.00		+85°C	-	
DC40I	PIC24F32KA3XX		_		-40°C		-
DC40m	•		_	1.	+25°C		
DC40n		90.00		μA	+60°C	- 3.3V	
DC40o			370.00		+85°C		
DC42			_		-40°C		
DC42a			_		+25°C		
DC42b		165.00	_	μA	+60°C	- 2.0V	
DC42c			_		+85°C		
DC42d	PIC24FV32KA3XX				-40°C		1
DC42e					+25°C		
DC42f		260.00		μA	+60°C	5.0V	
DC42g					+85°C	-	1 MIPS,
DC42h					-40°C		FOSC = 2 MHz
DC42i					+25°C	-	
DC42j		95.00		μA	+60°C	1.8V	
DC42k					+85°C	-	
DC42I	PIC24F32KA3XX				-40°C		-
DC42n					+25°C		
DC42n		180.00		μA	+60°C	3.3V	
DC420							
DC420 DC44					+85°C -40°C		
						-	
DC44a	PIC24FV32KA3XX	3.10		mA	+25°C	5.0V	
DC44b			-		+60°C	-	10.1.750
DC44c			6.50		+85°C		16 MIPS, FOSC = 32 MHz
DC44d					-40°C	4	
DC44e	PIC24F32KA3XX	2.90	—	mA	+25°C	3.3V	
DC44f				ļ	+60°C	4	
DC44g	nshaded rows are PI		6.00		+85°C		

TABLE 29-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHA	RACTERISTICS				1.8V to 3.6V 2.0V to 5.5V ≤ +85°C for Ind	PIC24FV32K			
Parameter No.	Device	Typical	Max	Units	Units Conditions				
Idle Current	(IIDLE) (Continued)								
DC46			—		-40°C				
DC46a		0.65	_	mA	+25°C	2.0V			
DC46b		0.05	_	IIIA	+60°C	2.00			
DC46c			—		+85°C				
DC46d	PIC24FV32KA3XX		—		-40°C				
DC46e		1.00	_	m۸	+25°C	5.0V			
DC46f		1.00	_	- mA	+60°C	5.00			
DC46g			_		+85°C		FRC (4 MIPS),		
DC46h			_		-40°C		FOSC = 8 MHz		
DC46i		0.55	_		+25°C	4.0\/			
DC46j		0.55	_	mA	+60°C	1.8V			
DC46k			_		+85°C				
DC46I	PIC24F32KA3XX		_		-40°C				
DC46m		1.00	_	mA	+25°C	- 3.3V			
DC46n		1.00	_		+60°C				
DC460			_		+85°C				
DC50			_		-40°C				
DC50a		60.00	_		+25°C	2.0V			
DC50b		60.00	_	μA	+60°C	2.00			
DC50c			200.00		+85°C				
DC50d	PIC24FV32KA3XX		_		-40°C				
DC50e		70.00	_		+25°C	5 OV			
DC50f		70.00	_	μA	+60°C	5.0V			
DC50g			225.00		+85°C				
DC50h					-40°C		(15.5 KIPS), FOSC = 31 kHz		
DC50i		2.20	—		+25°C	1 0\/			
DC50j		2.20	_	μA	+60°C	- 1.8V			
DC50k			18.00		+85°C	-			
DC50I	PIC24F32KA3XX		_		-40°C		1		
DC50m		4.00	_		+25°C	2.01/			
DC50n		4.00	_	μA	+60°C	- 3.3V			
DC50o			40.00	1	+85°C	1			

TABLE 29-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

DC CHARA	ACTERISTICS		Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Device	Typical ⁽¹⁾	Max	Units	Conditions				
Power-Dov	vn Current (IPD)								
DC60			_		-40°C				
DC60a	PIC24FV32KA3XX	6.00	8.00	μA	+25°C	2.0V			
DC60b		0.00	8.50	μΑ	+60°C	2.0 V			
DC60c			9.00		+85°C				
DC60d					-40°C				
DC60e		6.00	8.00		+25°C	5.0V			
DC60f		0.00	9.00	μA	+60°C	5.00			
DC60g			10.00		+85°C		Sleep Mode ⁽²⁾		
DC60h			-	μA	-40°C	1.8V	Sleep Mode		
DC60i		0.025	0.80		+25°C				
DC60j		0.025	1.50	μΑ	+60°C				
DC60k		PIC24F32KA3XX 2.00		+85°C					
DC60I	FIC24F32KA3AA				-40°C				
DC60m		0.040	1.00		+25°C	3.3V			
DC60n		0.040	2.00	μA	+60°C	5.5V			
DC60o			3.00		+85°C				
DC61					-40°C				
DC61a		0.25		μA	+25°C	2.0V			
DC61b		0.25	_	μΑ	+60°C	2.0 V			
DC61c	PIC24FV32KA3XX —				+85°C		Low-Voltage		
DC61d			—		-40°C		Sleep Mode ⁽²⁾		
DC61e		0.35	_		+25°C	5.0V			
DC61f		0.35	—	μA	+60°C	5.00			
DC61g			3.00		+85°C				

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Legend: Unshaded rows are PIC24F32KA3XX devices, and shaded rows are PIC24FV32KA3XX devices.

Note 1: Data in the Typical column is at 3.3V, 25°C (PIC24F32KA3XX); 5.0V, 25°C (PIC24FV32KA3XX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low, PMSLP is set to '0', and WDT, etc., are all switched off.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: Current applies to Sleep only.

5: Current applies to Sleep and Deep Sleep.

6: Current applies to Deep Sleep only.

DC CHARACTERISTICS			Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Device	Typical ⁽¹⁾	Max	Units	Conditions				
Power-Dov	vn Current (IPD) (Co	ntinued)							
DC70			-		-40°C				
DC70a		0.03	_	μA	+25°C	2.0V			
DC70b		0.05	_	μΛ	+60°C	2.00			
DC70c	PIC24FV32KA3XX		_		+85°C				
DC70d	PICZ4FV3ZKA3XX			-40°C					
DC70e		0.10	_	μA	+25°C	5.0V	Deep Sleep Mode		
DC70f		0.10	_		+60°C				
DC70g			1.20		+85°C				
DC70h			_		-40°C				
DC70i		0.02	—	μA	+25°C	1.8V			
DC70j		0.02	_	μΛ	+60°C	1.00			
DC70k	PIC24F32KA3XX		_		+85°C				
DC70I	FIG24FJ2NAJAA		_		-40°C				
DC70m		0.08	_		+25°C	2 2)/			
DC70n			_	μΑ	+60°C	3.3V			
DC70o			1.20		+85°C				

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows are PIC24F32KA3XX devices, and shaded rows are PIC24FV32KA3XX devices.

Note 1: Data in the Typical column is at 3.3V, 25°C (PIC24F32KA3XX); 5.0V, 25°C (PIC24FV32KA3XX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low, PMSLP is set to '0', and WDT, etc., are all switched off.

- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Current applies to Sleep only.
- 5: Current applies to Sleep and Deep Sleep.
- 6: Current applies to Deep Sleep only.

	DC CHARACTERISTICS		Operating Co			V PIC24F32KA3 V PIC24FV32KA			
DC CHAR	ACTERISTICS	Operating	temperature			for Industrial	377		
Parameter No.	Device	Typical ⁽¹⁾	Max	Units	ts Conditions				
Power-Dov	wn Current (IPD) (Co	ntinued)							
DC71					-40°C				
DC71a]	0.50	_	μA	+25°C	2.0V			
DC71b]	0.50	_	μΑ	+60°C	2.00			
DC71c					+85°C				
DC71d	PIC24FV32KA3XX		_		-40°C				
DC71e		0.70	_	μA	+25°C	5.01/			
DC71f		0.70	_		+60°C	5.0V			
DC71g			1.5		+85°C		Watchdog Timer		
DC71h			_		-40°C		Current: ∆WDT ^(3,4)		
DC71i		0.50	_		+25°C	1.01/			
DC71j		0.50	_	μA	+60°C	1.8V			
DC71k			_		+85°C				
DC71I	PIC24F32KA3XX		_		-40°C				
DC71m		0.70	_		+25°C	0.01/			
DC71n	0.70	0.70	_	μA	+60°C	3.3V			
DC71o			1.5		+85°C				
DC72			_		-40°C				
DC72a		0.00			+25°C				
DC72b		0.80		μA	+60°C	2.0V			
DC72c			_		+85°C				
DC72d	PIC24FV32KA3XX				-40°C		•		
DC72e		4.50	_		+25°C				
DC72f		1.50	_	μA	+60°C	5.0V	32 kHz Crystal with		
DC72g			2.0		+85°C		RTCC, DSWDT or		
DC72h			_		-40°C		Timer1: ∆SOSC;		
DC72i	1	0.70	_		+25°C	1.01	(SOSCSEL = 0) ^(3,5)		
DC72j		0.70	_	μA	+60°C	1.8V			
DC72k			_		+85°C	1			
DC72I	PIC24F32KA3XX		_		-40°C				
DC72m	1	4.00	_		+25°C	0.01/			
DC72n	1	1.00	_	μΑ	+60°C	3.3V			
DC720	1		1.5		+85°C				
	I					1	1		

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows are PIC24F32KA3XX devices, and shaded rows are PIC24FV32KA3XX devices.

Note 1: Data in the Typical column is at 3.3V, 25°C (PIC24F32KA3XX); 5.0V, 25°C (PIC24FV32KA3XX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low, PMSLP is set to '0', and WDT, etc., are all switched off.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

- 4: Current applies to Sleep only.
- **5:** Current applies to Sleep and Deep Sleep.
- 6: Current applies to Deep Sleep only.

	ACTERISTICS	Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX							
DO OTAN		Operating	temperature			or Industrial			
Parameter No.	Device	Typical ⁽¹⁾	Max	Units	nits Conditions				
Power-Dov	wn Current (IPD) (Co	ntinued)							
DC75			_		-40°C				
DC75a		5.40	—		+25°C	2.0V			
DC75b		5.40	—	μA	+60°C	2.00			
DC75c			—		+85°C				
DC75d	PIC24FV32KA3XX		—	μΑ	-40°C				
DC75e		8.10	_		+25°C	5.0V			
DC75f		0.10	—		+60°C	5.0 V			
DC75g			14.00		+85°C		∆HLVD ^(3,4)		
DC75h			_		-40°C				
DC75i		4.90	—		+25°C	1.8V			
DC75j	-	4.90	—	μA	+60°C	1.0 V			
DC75k	PIC24F32KA3XX		—		+85°C				
DC75I	FIC24F32KA3AA		—		-40°C				
DC75m	-	7.50	—		+25°C	3.3V			
DC75n		7.50	—	μA	+60°C	5.5V			
DC750	-		14.00		+85°C				
DC76			—		-40°C				
DC76a		5.60	_		+25°C	0.01/			
DC76b		5.00	_	μA	+60°C	2.0V			
DC76c			—		+85°C				
DC76d	PIC24FV32KA3XX		_		-40°C				
DC76e		6 50	—		+25°C	5.0V			
DC76f		6.50	—	μA	+60°C	5.00			
DC76g			11.20		+85°C		∆BOR ^(3,4)		
DC76h			_		-40°C				
DC76i]	5 60	_		+25°C	1.8V			
DC76j	- PIC24F32KA3XX -	5.60	_	μA	+60°C	1.6V			
DC76k			_		+85°C				
DC76I			—		-40°C				
DC76m		6.00	—	μΑ	+25°C	2.21/			
DC76n		6.00	—		+60°C	— 3.3V			
DC760	1		11.20		+85°C				

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows are PIC24F32KA3XX devices, and shaded rows are PIC24FV32KA3XX devices.

Note 1: Data in the Typical column is at 3.3V, 25°C (PIC24F32KA3XX); 5.0V, 25°C (PIC24FV32KA3XX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low, PMSLP is set to '0', and WDT, etc., are all switched off.

3: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

- 4: Current applies to Sleep only.
- **5:** Current applies to Sleep and Deep Sleep.
- **6:** Current applies to Deep Sleep only.

	CTERISTICS	Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX						
	ACTERISTICS	Operating	temperature			or Industrial	1344	
Parameter No.	Device	Typical ⁽¹⁾	Max	Units Conditions				
Power-Dov	vn Current (IPD) (Co	ntinued)						
DC78			_		-40°C			
DC78a		0.03	_		+25°C	2.0V		
DC78b		0.05	_	μA	+60°C	2.00		
DC78c			_		+85°C			
DC78d	PIC24FV32KA3XX		_	μΑ	-40°C			
DC78e		0.05	_		+25°C	5.01/		
DC78f		0.05	_	μΑ	+60°C	5.0V		
DC78g			0.20		+85°C		∆LPBOR/Deep	
DC78h			_		-40°C		Sleep BOR ^(3,5)	
DC78i		0.02	_	A	+25°C	1.01/		
DC78j		0.03	_	μA	+60°C	1.8V		
DC78k			_		+85°C			
DC78I	PIC24F32KA3XX		_		-40°C			
DC78m			0.05	_	μА	+25°C	2 2)/	
DC78n		0.05	_	μA	+60°C	3.3V		
DC780			0.20		+85°C			
DC80			—		-40°C			
DC80a		0.00	_		+25°C	2.01/		
DC80b		0.20	_	μA	+60°C	2.0V		
DC80c			_		+85°C			
DC80d	PIC24FV32KA3XX		_		-40°C			
DC80e		0.70	_	A	+25°C	5.01/		
DC80f		0.70	_	μA	+60°C	5.0V		
DC80g			1.5		+85°C		Deep Sleep WDT:	
DC80h			_		-40°C		∆DSWDT (LPRC) ^(3,6)	
DC80i		0.00	_		+25°C	1.0\7	(=	
DC80j		0.20	_	μA	+60°C	1.8V		
DC80k			_		+85°C			
DC80I	PIC24F32KA3XX		_		-40°C			
DC80m		0.05	_	μΑ	+25°C	2.01/		
DC80n		0.35	_		+60°C	3.3V		
DC80o			0.8		+85°C			

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows are PIC24F32KA3XX devices, and shaded rows are PIC24FV32KA3XX devices.

Note 1: Data in the Typical column is at 3.3V, 25°C (PIC24F32KA3XX); 5.0V, 25°C (PIC24FV32KA3XX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low, PMSLP is set to '0', and WDT, etc., are all switched off.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

- 4: Current applies to Sleep only.
- **5:** Current applies to Sleep and Deep Sleep.
- 6: Current applies to Deep Sleep only.

DC CHA	ARACT	ERISTICS	Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX							
		1	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	VIL	Input Low Voltage ⁽⁴⁾			_	_				
DI10		I/O Pins	Vss	—	0.2 Vdd	V				
DI15		MCLR	Vss	_	0.2 Vdd	V				
DI16		OSCI (XT mode)	Vss		0.2 Vdd	V				
DI17		OSCI (HS mode)	Vss		0.2 Vdd	V				
DI18		I/O Pins with I ² C™ Buffer	Vss	_	0.3 Vdd	V	SMBus disabled			
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled			
	Vih	Input High Voltage ⁽⁴⁾	_			_				
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	_	Vdd Vdd	V V				
DI25		MCLR	0.8 VDD	_	VDD	V				
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V				
DI27		OSCI (HS mode)	0.7 Vdd	_	Vdd	V				
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		Vdd Vdd	V V				
DI29		I/O Pins with SMBus	2.1	_	Vdd	V	$2.5V \le V\text{PIN} \le V\text{DD}$			
DI30	ICNPU	CNx Pull-up Current	50	250	500	μA	VDD = 3.3V, VPIN = VSS			
	lı∟	Input Leakage Current ^(2,3)								
DI50		I/O Ports	_	0.05	0.1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$			
DI55		MCLR	—	—	0.1	μA	$VSS \leq VPIN \leq VDD$			
DI56		OSCI	_	_	5	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } H{\sf S} \text{ modes} \end{split}$			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-3 for I/O pin buffer types.

DC CHARACTERISTICS				r d Operat	•		$\begin{array}{l} \textbf{1.8V to 3.6V PIC}\\ \textbf{2.0V to 5.5V PIC}\\ TA\leq +85^\circ C \text{ for Inc} \end{array}$	24FV32KA3XX
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions				ditions	
	Vol	Output Low Voltage	—					
DO10		All I/O Pins		_	0.4	V	IOL = 8.0 mA	VDD = 4.5V
			—	—	0.4	V	IOL = 4.0 mA	VDD = 3.6V
				_	0.4	V	IOL = 3.5 mA	VDD = 2.0V
DO16		OSC2/CLKO	—	_	0.4	V	IOL = 2.0 mA	VDD = 4.5V
			—	_	0.4	V	IOL = 1.2 mA	VDD = 3.6V
				_	0.4	V	IOL = 0.4 mA	VDD = 2.0V
	Vон	Output High Voltage						
DO20		All I/O Pins	3.8	—	_	V	IOH = -3.5 mA	VDD = 4.5V
			3	_	—	V	IOH = -3.0 mA	VDD = 3.6V
			1.6	_	—	V	IOH = -1.0 mA	VDD = 2.0V
DO26		OSC2/CLKO	3.8	—	—	V	IOH = -2.0 mA	VDD = 4.5V
			3	—	—	V	IOH = -1.0 mA	VDD = 3.6V
			1.6	_	—	V	IOH = -0.5 mA	VDD = 2.0V

TABLE 29-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	ARACTE	ERISTICS	Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No. Sym Characteristic			Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130	Ер	Cell Endurance	10,000 ⁽²⁾	—	—	E/W			
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms			
D134	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current During Programming	_	10	—	mA			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Self-write and block erase.

TABLE 29-12: DC CHARACTERISTICS: DATA EEPROM MEMORY

DC CHA	RACTER	RISTICS	Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Data EEPROM Memory							
D140	Epd	Cell Endurance	100,000	—	—	E/W			
D141	Vprd	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D143A	Tiwd	Self-Timed Write Cycle Time	—	4	—	ms			
D143B	Tref	Number of Total Write/Erase Cycles Before Refresh	_	10M	_	E/W			
D144	TRETDD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated		
D145	Iddpd	Supply Current during Programming	—	7	—	mA			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 29-13: COMPARATOR DC SPECIFICATIONS

Operati	Dperating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments				
D300	VIOFF	Input Offset Voltage*		20	40	mV					
D301	VICM	Input Common Mode Voltage*	0		Vdd	V					
D302	CMRR	Common Mode Rejection Ratio*	55	—	_	dB					

* Parameters are characterized but not tested.

TABLE 29-14: COMPARATOR VOLTAGE REFERENCE DC SPECIFICATIONS

Operating	Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	ol Characteristic Min Typ Max Units Comments								
VRD310	CVRES	Resolution			Vdd/32	LSb				
VRD311	CVRAA	Absolute Accuracy	_		AVDD – 1.5	LSb				
VRD312	CVRur	Unit Resistor Value (R)	_	2k	_	Ω				

TABLE 29-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)									
Param No.	¹ Symbol Characteristics Min				Max	Units	Comments			
	Vbg	Band Gap Reference Voltage	0.973	1.024	1.075	V				
	Tbg	Band Gap Reference Start-up Time	—	1	—	ms				
	VRGOUT	Regulator Output Voltage	3.1	3.3	3.6	V				
	CEFC	External Filter Capacitor Value	4.7	10	—	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.			
	Vlvr	Low-Voltage Regulator Output Voltage	—	2.6	—	V				

TABLE 29-16: CTMU CURRENT SOURCE SPECIFICATIONS

DC CH	ARACTI	Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Comments	Conditions		
	IOUT1	CTMU Current Source, Base Range	-	550	—	nA	CTMUICON<1:0> = 00			
	IOUT2	CTMU Current Source, 10x Range	—	5.5		μΑ	CTMUICON<1:0> = 01	- 2.5V < VDD < VDDMAX		
	IOUT3	CTMU Current Source, 100x Range	—	55	_	μΑ	CTMUICON<1:0> = 10			
	IOUT4	CTMU Current Source, 1000x Range	—	550		μΑ	CTMUICON<1:0> = 11 , Note 2			
	VF	Temperature Diode Forward Voltage	—	.76	—	V				
	VΔ	Voltage Change per Degree Celsius	—	3	_	mV/°C				

Note 1: Nominal value at center point of current trim range (CTMUICON<7:2> = 000000). On PIC24F32KA parts, the current output is limited to the typ. current value when IOT4 is chosen.

2: Do not use this current range with temperature sensing diode.

29.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FV32KA304 family AC characteristics and timing parameters.

TABLE 29-17: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX						
AC CHARACTERISTICS	2.0V to 5.5V PIC24FV32KA3XX						
AC CHARACTERISTICS	Operating temperature-40°C ≤ TA ≤ +85°C for Industrial						
	Operating voltage VDD range as described in Section 29.1 "DC Characteristics".						

FIGURE 29-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 29-18: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	_	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In l ² C™ mode

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




TABLE 29-19: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for Industrial							
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4		32 8	MHz MHz	EC ECPLL			
		Oscillator Frequency	0.2 4 4 31		4 25 8 33	MHz MHz MHz kHz	XT HS XTPLL SOSC			
OS20	Tosc	Tosc = 1/Fosc	_	_		—	See Parameter OS10 for Fosc value			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	_	DC	ns				
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	_	—	ns	EC			
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	-	_	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	—	6	10	ns				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 Tcy) and high for the Q3-Q4 period (1/2 Tcy).

TABLE 29-20: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS				Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Sym	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions			
OS50	Fplli	PLL Input Frequency Range	4	_	8	MHz	ECPLL, HSPLL modes, $-40^{\circ}C \le TA \le +85^{\circ}C$			
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	$-40^{\circ}C \le TA \le +85^{\circ}C$			
OS52	TLOCK	PLL Start-up Time (Lock Time)	—	1	2	ms				
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-21: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

АС СНА	AC CHARACTERISTICS		Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions					
F20	Internal FRC Accurac	cy @ 8 M	lHz ⁽¹⁾								
	FRC	-2	_	+2	%	+25°C	$\begin{array}{l} 3.0V \leq V\text{DD} \leq 3.6\text{V}, \mbox{ F Device} \\ 3.2V \leq V\text{DD} \leq 5.5\text{V}, \mbox{ FV Device} \end{array}$				
		-5		+5	%	$-40^\circ C \le T A \le +85^\circ C$	$\begin{array}{l} 1.8V \leq V\text{DD} \leq 3.6\text{V}, \ F \ Device \\ 2.0V \leq V\text{DD} \leq 5.5\text{V}, \ FV \ Device \end{array}$				

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.


TABLE 29-22: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СН	ARACTERISTICS		Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
	LPRC @ 31 kHz ⁽¹⁾									
F21		-15		15	%					

Note 1: Change of LPRC frequency as VDD changes.

TABLE 29-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

АС СНА				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic ⁽¹⁾	Min Typ Max Units Conditions							
	TFRC	FRC Start-up Time	—	5	—	μS				
	TLPRC	LPRC Start-up Time	—	70	—	μS				






TABLE 29-24: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions:1.8V to 3.6V PIC24F32KA3XX2.0V to 5.5V PIC24FV32KA3XXOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
DO31	TIOR	Port Output Rise Time	—	10	25	ns				
DO32	TIOF	Port Output Fall Time	—	10	25	ns				
DI35	Tinp	INTx pin High or Low Time (output)	20	—	—	ns				
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү				

Note 1: Data in "Typ" column is at 3.3V, 25°C (PIC24F32KA3XX); 5.0V, 25°C (PIC24FV32KA3XX), unless otherwise stated.

TABLE 29-25: COMPARATOR TIMINGS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments
300	TRESP	Response Time* ⁽¹⁾	_	150	400	ns	
301	Тмс2оv	Comparator Mode Change to Output Valid [*]	_	—	10	μS	

* Parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 29-26: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time ⁽¹⁾			10	μS	

Note 1: Settling time measured while CVRSS = 1 and CVR<3:0> bits transition from '0000' to '1111'.

AC CH/	ARACTERIS	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
			Device S	upply					
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 1.8	—	Lesser of VDD + 0.3 or 3.6	V			
AD02	AVss	Module Vss Supply	Vss-0.3		Vss + 0.3	V			
		·	Reference	Inputs					
AD05	VREFH	Reference Voltage High	AVss + 1.7		AVdd	V			
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 1.7	V			
AD07	VREF	Absolute Reference Voltage	AVss - 0.3	_	AVDD + 0.3	V			
			Analog	Input					
AD10	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	(Note 2)		
AD11	Vin	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V			
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V			
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	_	2.5K	Ω	12-bit		
		•	ADC Acc	uracy			•		
AD20b	NR	Resolution	_	12	_	bits			
AD21b	INL	Integral Nonlinearity	-	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD22b	DNL	Differential Nonlinearity	—	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD23b	Gerr	Gain Error	_	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD24b	EOFF	Offset Error	-	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD25b		Monotonicity ⁽¹⁾			_		Guaranteed		

TABLE 29-27: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage.

2: Measurements are taken with external VREF+ and VREF- used as the ADC voltage reference.

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		(Clock Pa	rameter	S				
AD50	Tad	ADC Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 in default state		
AD51	TRC	ADC Internal RC Oscillator Period	—	250	—	ns			
			Convers	ion Rate	9				
AD55	TCONV	Conversion Time	_	12	—	TAD			
AD56	FCNV	Throughput Rate	—		100	ksps	$AVDD \ge 2.7V$		
AD57	TSAMP	Sample Time	—	1	—	Tad			
AD58	TACQ	Acquisition Time	750		—	ns	(Note 2)		
AD59	Tswc	Switching Time from Convert to Sample	—	—	(Note 3)				
AD60	TDIS	Discharge Time	0.5		_	Tad			
	•		Clock Pa	rameter	S				
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	_	3	Tad			

TABLE 29-28: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).

3: On the following cycle of the device clock.

TABLE 29-29:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET TIMING REQUIREMENTS


AC CHA	AC CHARACTERISTICS			r d Opera ng tempe	ating Conc		1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX A ≤ +85°C for Industrial
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions
SY10	TmcL	MCLR Pulse Width (low)	2		_	μs	
SY11	TPWRT	Power-up Timer Period	50	64	90	ms	
SY12	TPOR	Power-on Reset Delay	1	5	10	μs	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_		100	ns	
SY20	Twdt	Watchdog Timer Time-out	0.85	1.0	1.15	ms	1.32 prescaler
		Period	3.4	4.0	4.6	ms	1:128 prescaler
SY25	TBOR	Brown-out Reset Pulse Width	1	_	—	μs	
SY45	TRST	Internal State Reset Time		5	-	μS	
SY55	TLOCK	PLL Start-up Time	_	100		μS	
SY65	Tost	Oscillator Start-up Time	_	1024		Tosc	
SY70	Toswu	Wake-up from Deep Sleep Time	_	100	_	μs	Based on full discharge of 10 μF capacitor on VCAP. Includes TPOR and TRST
SY71	Трм	Program Memory Wake-up Time	_	1	_	μs	Sleep wake-up with PMSLP = 0
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	_	250	_	μS	


Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

NOTES:

30.0 PACKAGING INFORMATION


30.1 Package Marking Information







28-Lead QFN (6x6 mm)

Example








30.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	e		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
]	Dimension Limits		NOM	MAX	
Number of Pins	N		20		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2072A

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	6
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X28)	X1			0.45	
Contact Pad Length (X28)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

20-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	Е	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (optional)	h	0.25		0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	с	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-094B

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	X			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2094A


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	X			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-


Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units			MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	ontact Pitch E		0.65 BSC		
Optional Center Pad Width	W2			4.25	
Optional Center Pad Length	T2			4.25	
Contact Pad Spacing	C1		5.70		
Contact Pad Spacing	C2		5.70		
Contact Pad Width (X28)	X1			0.37	
Contact Pad Length (X28)	Y1			1.00	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		MILLIMETERS		3
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν	44		
Pitch	е	0.65 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		5
Dime	ension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е	0.80 BSC		
Overall Height	А	_	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-153A Sheet 1 of 2

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		S
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	Ν	48		
Pitch	е		0.40 BSC	
Overall Height	А	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	4.45 4.60 4.75		4.75
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.45	4.60	4.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2011)

Original data sheet for the PIC24FV32KA304 family of devices.

Revision B (April 2011)

Section 25.0 "Charge Time Measurement Unit (CTMU)" was revised to change the description of the IRNG bits in CTMUICON (Register 25-3). Setting '01' is the base current level (0.55 μ A nominal) and setting '00' is 1000x base current.

Section 29.0 "Electrical Characteristics" was revised to change the following typical IPD specifications:

- DC20h/i/j/k from 204 μA to 200 μA
- DC60h/i/j/k from 0.15 μA to 0.025 μA
- DC60I/m/n/o from 0.25 μA to 0.040 μA
- DC72h/i/j/k from 0.80 μ A to 0.70 μ A

NOTES:

Output Compare (Double-Buffered,

INDEX

Α	
A/D	
Control Registers	214
AD1CHITH/L	214
AD1CHS	214
AD1CON1	214
AD1CON2	214
AD1CON3	214
AD1CON5	
AD1CSSL/H	
AD1CTMENH/L	
Conversion Timing Requirements28	
Module Specifications	
Result Buffers	
Sampling Requirements	
Transfer Function	224
AC Characteristics	
Capacitive Loading Requirements on	
Output Pins	
Comparator	
Comparator Voltage Reference Settling Time	
Internal RC Accuracy	
Internal RC Oscillator Specifications	
Load Conditions and Requirements	
Temperature and Voltage Specifications	280
Assembler MPASM Assembler	050
	252
В	
Baud Rate Generator	
Setting as a Bus Master	175
Block Diagrams	
12-Bit A/D Converter	212
12-Bit A/D Converter Analog Input Model	
16-Bit Asynchronous Timer3 and Timer5	
16-Bit Synchronous Timer2 and Timer4	
16-Bit Timer1	143
Accessing Program Memory with Table	
Instructions	56
CALL Stack Frame	53
Comparator Module	225
Comparator Voltage Reference	229
CPU Programmer's Model	
CRC Module	203
CRC Shift Engine	203
CTMU Connections and Internal Configuration	
for Capacitance Measurement	232
CTMU Typical Connections and Internal	
Configuration for Pulse Delay Generation	233
CTMU Typical Connections and Internal	
Configuration for Time Measurement	233

Data Access From Program Space Address

Data EEPROM Addressing with TBLPAG and

Generation54

High/Low-Voltage Detect (HLVD) 209 Input Capture151 Output Compare (16-Bit Mode) 156

16-Bit PWM Mode)	158
PIC24F CPU Core	
PIC24FV32KA304 Family (General)	17
PSV Operation	57
Reset System	73
RTCC	189
Serial Resistor	
Shared I/O Port Structure	139
Simplified UART	
SPIx Module (Enhanced Buffer Mode)	
SPIx Module (Standard Buffer Mode)	
System Clock	
Table Register Addressing	
Timer2/3, Timer4/5 (32-Bit)	
Watchdog Timer (WDT)	249
Brown-out Reset	
Trip Points	
С	
C Compilers	
MPLAB C18	252
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Data EEPROM Bulk Erase	71
Data EEPROM Unlock Sequence	
Erasing a Program Memory Row,	
'C' Language Code	63
Erasing a Program Memory Row, Assembly	
Language Code	62
I/O Port Write/Read	
Initiating a Programming Sequence,	
'C' Language Code	
Initiating a Programming Sequence,	
Assembly Language Code	
Loading the Write Buffers, 'C' Language Code	
Loading the Write Buffers, Assembly	
Language Code	63
Programming a Single Word of Flash	
Program Memory	65
PWRSAV Instruction Syntax	
Reading the Data EEPROM Using the	
TBLRD Command	
Sequence for Clock Switching	
Setting the RTCWREN Bit	
Single-Word Erase	
Single-Word Write to Data EEPROM	71
Ultra Low-Power Wake-up Initialization	
Unlock Sequence	
Code Protection	
Comparator	
Comparator Voltage Reference	
Configuring	
Configuration Bits	
Core Features	
ALU	35
Control Registers	
Core Registers	
Programmer's Model	
	•

CRC

Registers	
Typical Operation	
User Interface	
Data	
Data Shift Direction	
Interrupt Operation	
Polynomial	
CTMU	
Measuring Capacitance	
Measuring Time	
Pulse Generation and Delay	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

0	
Data EEPROM Memory	67
Erasing	
Operations	69
Programming	
Bulk Erase	71
Reading Data EEPROM	72
Single-Word Write	71
Programming Control Registers	
NVMADR(U)	69
NVMCON	67
NVMKEY	67
Data Memory	
Address Space	
Memory Map	
Near Data Space	
Organization	40
SFR Space	40
Software Stack	53
Space Width	
DC Characteristics	
Comparator	
Comparator Voltage Reference	
CTMU Current Source	
Data EEPROM Memory	
High/Low-Voltage Detect	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Internal Voltage Regulator Specifications	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Development Support	
Device Features (Summary)	15, 16

Е

Electrical Characteristics	
Absolute Maximum Ratings	
Thermal Operating Conditions	
Thermal Packaging Characteristics	
V/F Graphs	
Equations	
Baud Rate Reload Calculation	175
Calculating the PWM Period	159
Calculation for Maximum PWM Resolution	159
Device and SPI Clock Speed Relationship	172
PWM Period and Duty Cycle Calculations	159
UART Baud Rate with BRGH = 0	182
UART Baud Rate with BRGH = 1	182

Errata1
Examples
Baud Rate Error Calculation (BRGH = 0) 182
F
•
Flash Program Memory
Control Registers
Enhanced ICSP Operation60
Programming Algorithm
Programming Operations
RTSP Operation
Table Instructions
н
High/Low-Voltage Detect (HLVD)
1
I/O Ports
Analog Port Configuration
Analog Selection Registers
Input Change Notification
Open-Drain Configuration
Parallel (PIO)
1 ² C
Clock Rates 175
Communicating as Master in Single Master
Environment
Pin Remapping Options173
Reserved Addresses
Slave Address Masking 175
In-Circuit Debugger
In-Circuit Serial Programming (ICSP)
Input Capture
32-Bit Mode
Operations
Synchronous and Trigger Modes
Input Capture with Dedicated Timers 15
Instruction Set
Opcode Symbols
Overview
Summary
Internet Address
Interrupts
Alternate Interrupt Vector Table (AIVT)
Control and Status Registers
Implemented Vectors
Interrupt Vector Table (IVT)
Reset Sequence
Setup Procedures 115
Trap Vectors8
Vector Table80

Μ

Microchip Internet Web Site	317
MPLAB ASM30 Assembler, Linker, Librarian	252
MPLAB Integrated Development Environment	
Software	251
MPLAB PM3 Device Programmer	254
MPLAB REAL ICE In-Circuit Emulator System	253
MPLINK Object Linker/MPLIB Object Librarian	252

Ν

Near Data Space	 40

0

123
123
118
118
124
155
157
160
155

Ρ

Packaging	
Details	
Marking	
Pinout Descriptions	18
Power-Saving	137
Power-Saving Features	127
Clock Frequency, Clock Switching	
Coincident Interrupts	
Instruction-Based Modes	
Deep Sleep	128
Idle	
Sleep	127
Selective Peripheral Control	
Ultra Low-Power Wake-up	133
Voltage Regulator-Based	
Deep Sleep Mode	
Fast Wake-up Sleep Mode	
Retention Sleep Mode	
Run Mode	135
Sleep (Standby) Mode	
Product Identification System	
Program and Data Memory	
Access Using Table Instructions	55
Program Space Visibility	57
Program and Data Memory Spaces	
Addressing	
Interfacing	53
Program Memory	
Address Space	
Device Configuration Words	38
Hard Memory Vectors	
Memory Map	37
Organization	38
Program Verification	
Pulse-Width Modulation (PWM) Mode	158
Pulse-Width Modulation. See PWM.	
PWM	
Duty Cycle and Period	159
R	
Reader Response	
Register Maps	
A/D Converter (ADC)	49
Analog Select	
Clock Control	
CPU Core	
CRC	
CTMU	
Deep Sleep	

I ² C	46
ICN	42
Input Capture	44
Interrupt Controller	
NVM	52
Output Compare	45
Pad Configuration	48
PMD	52
PORTA	47
PORTB	
PORTC	48
Real-Time Clock and Calendar (RTCC)	50
SPI	
Timer	
UART	
Ultra Low-Power Wake-up	
Registers	
AD1CHITH (A/D Scan Compare Hit,	
High Word)	220
AD1CHITH (A/D Scan Compare Hit, Low Word) .	
AD1CHS (A/D Scall Compare Fill, Low Word) -	
AD1CON1 (A/D Control 1)	219 215
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CON5 (A/D Control 5)	
AD1CTMENH (CTMU Enable, High Word)	
AD1CTMENL (CTMU Enable, Low Word)	
ADCSSH (A/D Input Scan Select, High Word)	221
ADCSSL (A/D Input Scan Select, Low Word)	
ALCFGRPT (Alarm Configuration)	194
ALMINSEC (Alarm Minutes and Seconds	
Value)	
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
ANSA (Analog Selection, PORTA)	
ANSB (Analog Selection, PORTB)	141
ANSC (Analog Selection, PORTC)	141
CLKDIV (Clock Divider)	121
CMSTAT (Comparator Status)	228
CMxCON (Comparator x Control)	227
CORCON (CPU Control)	35
CORCON (CPU Core Control)	
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	
CRCXORH (CRC XOR Polynomial, High Byte)	
CRCXORL (CRC XOR Polynomial, Low Byte)	207
CTMUCON (CTMU Control 1)	
CTMUCON2 (CTMU Control 2)	
CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	
Reference Control)	230
DEVID (Device ID)	
DEVREV (Device Revision)	
DSCON (Deep Sleep Control)	
DSWAKE (Deep Sleep Wake-up Source)	
FBS (Boot Segment Configuration)	
FDS (Deep Sleep Configuration)	
FGS (General Segment Configuration)	
FICD (In-Circuit Debugger Configuration)	
FOSC (Oscillator Configuration)	
FOSCSEL (Oscillator Selection Configuration)	
FPOR (Reset Configuration)	
FWDT (Watchdog Timer Configuration)	
HLVDCON (High/Low-Voltage Detect Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	180

I2CxSTAT (I2Cx Status)	. 178
I2CxxCON (I2Cx Control)	. 176
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	. 154
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	
IEC3 (Interrupt Enable Control 3)	
IEC4 (Interrupt Enable Control 4)	
IEC5 (Interrupt Enable Control 5)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	90
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	92
INTCON1 (Interrupt Control 1)	85
INTTREG (Interrupt Control and Status)	. 114
IPC0 (Interrupt Priority Control 0)	99
IPC1 (Interrupt Priority Control 1)	100
IPC12 (Interrupt Priority Control 12)	
IPC120 (Interrupt Priority Control 20)	
IPC15 (Interrupt Priority Control 15)	
IPC16 (Interrupt Priority Control 16)	. 1 10
IPC18 (Interrupt Priority Control 18)	
IPC2 (Interrupt Priority Control 2)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	. 104
IPC6 (Interrupt Priority Control 6)	
IPC7 (Interrupt Priority Control 7)	. 106
IPC8 (Interrupt Priority Control 8)	. 107
IPC9 (Interrupt Priority Control 9)	
MINSEC (RTCC Minutes and Seconds Value)	
MTHDY (RTCC Month and Day Value)	
NVMCON (Flash Memory Control)	
NVMCON (Nonvolatile Memory Control)	
OCxCON1 (Output Compare x Control 1)	
OCxCON2 (Output Compare x Control 2)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	
PADCFG1 (Pad Configuration Control)	. 180
RCFGCAL (RTCC Calibration and	
Configuration)	
	74
REFOCON (Reference Oscillator Control)	
RTCCSWT (Control/Sample Window Timer)	. 199
RTCPWC (RTCC Configuration 2)	. 193
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (ALU STATUS)	
T1CON (Timer1 Control)	
TxCON (Timer2/4 Control)	
TyCON (Timer3/5 Control)	
ULPWCON (ULPWU Control)	
UxMODE (UARTx Mode)	
UxRXREG (UARTx Receive)	
UxSTA (UARTx Status and Control)	
UxTXREG (UARTx Transmit)	. 188
WKDYHR (RTCC Weekday and Hours Value)	. 196
YEAR (RTCC Year Value)	. 195

Resets

Brown-out Reset (BOR)	
Clock Source Selection	
Deep Sleep BOR (DSBOR)	
Delay Times	
Device Times	
RCON Flag Operation	
SFR States	
Revision History	
	189
Alarm Configuration	200
Alarm Mask Settings (figure)	
Calibration	200
Module Registers	190
Mapping	
Clock Source Selection	190
Write Lock	190
Source Clock	189

S

Serial Peripheral Interface. See SPI.

SFR Space	
Software Simulator (MPLAB SIM)	
Software Stack	

Т

Timer1	143
Timer2/3	145
Timer2/3 and Timer4/5	145
Timing Diagrams	
CLKO and I/O Timing	
External Clock	
Timing Requirements	
CLKO and I/O	
External Clock	
PLL Clock Specifications	

U

UART	181
Baud Rate Generator (BRG)	182
Break and Sync Transmit Sequence	183
IrDA Support	183
Operation of UxCTS and UxRTS Control Pins	183
Receiving in 8-Bit or 9-Bit Data Mode	183
Transmitting in 8-Bit Data Mode	183
Transmitting in 9-Bit Data Mode	183

W

Watchdog Timer	
Deep Sleep (DSWDT)	250
Watchdog Timer (WDT)	248
Windowed Operation	249
WWW Address	317
WWW, On-Line Support	11

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
From	: Name			
	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Appli	cation (optional):			
Woul	d you like a reply?YN			
Devi	ce: PIC24FV32KA304 Family	Literature Number: DS39995B		
Ques	stions:			
1. V	Vhat are the best features of this document?			
-				
2. H	low does this document meet your hardware and softwar	e development needs?		
_				
3. E	B. Do you find the organization of this document easy to follow? If not, why?			
-				
4. V	4. What additions to the document do you think would enhance the structure and subject?			
_				
_				
5. V	5. What deletions from the document could be made without affecting the overall usefulness?			
_				
6. I	5. Is there any incorrect or misleading information (what and where)?			
-				
- 7. ł	low would you improve this document?			
_				
-				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Pin Count Tape and Reel FI	amily	 Examples: a) PIC24FV32KA304-I/ML: Wide voltage range, General Purpose, 32 -Kbyte program memory, 44-pin, Industrial temp, QFN package b) PIC24F16KA302-I/SS: Standard voltage range, General Purpose, 16-Kbyte program memory, 28-pin, Industrial temp, SSOP package
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	F = Standard voltage range Flash program memoryFV = Wide voltage range Flash program memory	
Product Group	KA3 = General purpose microcontrollers	
Pin Count	01 = 20-pin 02 = 28-pin 04 = 44-pin	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/18/11