
2543

PROTECTED QUAD POWER DRIVER



ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, V_{OUT} 60 V
Over-Current Protected Output Voltage,
V _{OUT}
Output Current, I _{OUT} 1.0 A*
Supply Voltage, V _{CC} 7.0 V
Input Voltage, V _{IN} or V _{EN} 18 V
Package Power Dissipation,
P _D See Graph
Operating Temperature Range, T _A
(UDN2543B/EB)20°C to +85°C
(UDQ2543B/EB)40°C to +85°C
Storage Temperature Range,
T _S 55°C to +150°C
*Outputs are peak current limited at approxi-

"Outputs are peak current limited at approximately 1.0 A per driver. See Circuit Description and Applications for further information. Providing interface between low-level logic and power loads to 100 W, the UDx2543B and UDx2543EB quad power drivers combine AND logic gates and high-current bipolar outputs. Each of the four independent outputs can sink up to 700 mA in the ON state. The outputs have a minimum breakdown voltage (load dump) of 60 V and a sustaining voltage of 35 V. The inputs are compatible with most TTL, DTL, LSTTL, and 5 V CMOS and PMOS logic systems.

Over-current protection has been designed into each channel of the UDx2543B/EB and typically occurs at 1 A. It protects any one channel from output short circuits with supply voltages up to 25 V. When the maximum output current is reached, that output stage is driven linearly. If the over-current condition continues, that output's thermal limiting will operate, limiting that output's power dissipation to approximately 2.4 W. The outputs also include diodes for voltage clamping with inductive loads such as relays, solenoids, or dc stepper motors.

These devices are supplied in a 16-pin power DIP of batwing construction (suffix 'B') to provide for maximum package power dissipation. They are also available in a 28-lead PLCC (suffix 'EB') for surface-mount applications. All devices are rated for continuous operation over the temperature range of -20°C to +85°C (UDN2543B/EB) or for use in automotive applications over an extended temperature range as the UDQ2543B/EB.


FEATURES

- 700 mA Output Current per Channel
- Low Output-Saturation Voltage
- Integral Output Transient-Suppression Diodes
- TTL, CMOS, PMOS, NMOS Compatible Inputs
- Independent Over-Current Protection for Each Output


Always order by complete part number:

Part Number	Package Operating Temperat	
UDN2543B	16-Pin DIP	-20°C to +85°C
UDN2543EB	28-Lead PLCC	-20°C to +85°C
UDQ2543B	16-Pin DIP	-40°C to +85°C
UDQ2543EB	28-Lead PLCC	-40°C to +85°C





NOTE: These devices do not include an absolute thermal shutdown. Package power dissipation under fault conditions (2.4 W in the faulted channel) must therefore be evaluated at maximum operating temperature.





115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1986, 2003 Allegro MicroSystems, Inc.

ELECTRICAL CHARACTERISTICS at T_A = +25°C (UDN2543B/EB) or over operating temperature range (UDQ2543B/EB only), V_{CC} = 4.75 V to 5.25 V

Characteristic	Symbol	Test Conditions		Limits		
			Min.	Max.	Units	
Output Leakage Current	I _{CEX}	$V_{OUT} = 60 \text{ V}, \text{ V}_{IN} = 0.8 \text{ V}, \text{ V}_{EN} = 2.0 \text{ V}$	—	100	μA	
		$V_{OUT} = 60 \text{ V}, \text{ V}_{IN} = 2.0 \text{ V}, \text{ V}_{EN} = 0.8 \text{ V}$	—	100	μA	
Output Sustaining Voltage	V _{OUT(SUS)}	$I_{OUT} = 100 \text{ mA}, V_{IN} = V_{EN} = 0.8 \text{ V}$	35	-	V	
Output Saturation Voltage	V _{OUT(SAT)}	$I_{OUT} = 100 \text{ mA}, V_{IN} = V_{EN} = 2.0 \text{ V}$	—	200	mV	
		$I_{OUT} = 400 \text{ mA}, V_{IN} = V_{EN} = 2.0 \text{ V}$	—	400	mV	
		$I_{OUT} = 700 \text{ mA}, V_{IN} = V_{EN} = 2.0 \text{ V}$	_	600	mV	
Input Voltage	Logic 1	$V_{IN(1)}$ or $V_{EN(1)}$	2.0	—	V	
	Logic 0	$V_{IN(0)}$ or $V_{EN(0)}$	-	0.8	V	
Input Current	Logic 1	$V_{IN(1)}$ or $V_{EN(1)} = 2.0 \text{ V}$	—	20	μA	
	Logic 0	$V_{IN(0)}$ or $V_{EN(0)} = 0.8 V$	—	-10	μA	
Total Supply Current	I _{CC}	$I_{OUT} = 700 \text{ mA*}, V_{IN}^{\dagger} = V_{EN} = 2.0 \text{ V}$	—	65	mA	
		Outputs Open, $V_{IN}^{\dagger} = 0.8 \text{ V}, V_{EN} = 2.0 \text{ V}$	—	15	mA	
Clamp Diode Forward Voltage	V _F	I _F = 1.0 A	—	1.6	V	
		I _F = 1.5 A	—	2.0	V	
Clamp Diode	I _R	$V_{R} = 60 \text{ V}, V_{IN} = V_{EN} = 2.0 \text{ V},$	_	50	μA	
Leakage Current		$D_1 + D_2 \text{ or } D_3 + D_4$				


Negative current is defined as coming out of (sourcing) the specified terminal.

As used here, -100 is defined as greater than +10 (absolute magnitude convention) and the minimum is implicitly zero.

* Pulse test, allowable package power dissipation will be exceeded at increased ambient temperatures.

† All inputs simultaneously, all other tests are performed with each input tested separately.

TYPICAL OUTPUT BEHAVIOR



CIRCUIT DESCRIPTION AND APPLICATION

INCANDESCENT LAMP DRIVER

For incandescent lamp applications, the UDx2549B/EB or UDx2559B/EB, with improved shortcircuit protection and thermal limiting, are recommended.

INDUCTIVE LOAD DRIVER

Bifilar (unipolar) stepper motors, relays, or solenoids can be driven directly. The internal flyback diodes prevent damage to the output transistors by suppressing the high-voltage spikes that occur when turning OFF an inductive load. For rapid current decay (fast turn-OFF speeds), the use of Zener diodes will raise the flyback voltage and improve performance. However, the peak voltage must not exceed the specified minimum sustaining voltage ($V_{SUPPLY} + V_Z + V_F \le V_{OUT(SUS)}$).

FAULT CONDITIONS

In the event of a shorted load, the load current will attempt to increase. As described above, the drive current to the affected output stage is diverted, causing the output stage to go linear, limiting the peak output current to approximately 1 A. As the power dissipation of that output stage increases, a thermal gradient sensing circuit will become operational, further decreasing the drive current to the affected output stage and reducing the output current to a value dependent on supply voltage ($I_{OUT} \approx 2.4/V_{SUPPLY}$). If the fault condition is corrected, the output stage will return to its normal saturated condition.

Due to the independent operation of the four channels, only a single channel should be shorted at a time. Multiple overload conditions may be tolerated provided rated package power dissipation is not exceeded.




0.020 0.008 16 NOTE 4 9 0.430 MAX 0.280 0.300 0.240 BSC 1 0.070 8 0.100 0.005 0.045 BSC MIN 0.775 0.735 0.210 MAX ţ ŧ 0.015 0.150 MIN 0.115 . 0.022 Dwg. MA-001-17A in 0.014 **Dimensions in Millimeters** (for reference only) 0.508 0.204 NOTE 4 16 9 10.92 MAX 7.11 7.62 6.10 BSC 8 1 1.77 2.54 0.13 BSC MIN 1.15 19.68 18.67 5.33 MAX ¥ ŧ 0.39 3.81 MIN 2.93 ÷ 0.558 Dwg. MA-001-17A mm

UDN2543B and UDQ2543B **Dimensions in Inches** (controlling dimensions)

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative

0.356

Lead thickness is measured at seating plane or below.
Webbed lead frame. Leads 4, 5, 12, and 13 are internally one piece.



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

Lead spacing tolerance is non-cumulative
Webbed lead frame. Leads 5 through 11 and 19 through 25 are internally one piece.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.