

μA96176 Differential Bus Transceiver

Linear Division Interface Products

Description

The μA96176 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets EIA Standard RS-485 as well as RS-422A.


The μA96176 combines a three-state differential line driver and a differential input line receiver, both of which operate from a single 5.0 V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when $V_{CC} = 0$ V. These ports feature wide positive and negative common mode voltage ranges making the device suitable for multipoint applications in noisy environments.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive and negative current-limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at junction temperature of approximately 160°C. The receiver features a typical input impedance of 12 kΩ, an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The μA96176 can be used in transmission line applications employing the μA96172 and the μA96174 quad differential line drivers and the μA96173 and μA96175 quad differential line receivers.

- Bidirectional Transceiver
- Meets EIA Standard RS-422A And RS-485
- Designed For Multipoint Transmission
- Three-State Driver And Receiver Enables
- Individual Driver And Receiver Enables
- Wide Positive And Negative Input/Output Bus Voltage Ranges
- Driver Output Capability ±60mA Maximum
- Thermal Shutdown Protection
- Driver Positive And Negative Current-Limiting
- High Impedance Receiver Input
- Receiver Input Sensitivity Of ±200 mV
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

Connection Diagram 8-Lead DIP (Top View)



CD00461F

Order Information

Device Code	Package Code	Package Description
μA96176RC	6T	Ceramic DIP
μA96176TC	9T	Molded DIP

9

Function Table (Driver)

Differential Inputs D	Enable DE	Outputs	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

Function Table (Receiver)

Differential Inputs A-B	Enable RE	Output R
$V_{ID} \geq 0.2$ V	L	H
-0.2 V < $V_{ID} < 0.2$ V	L	?
$V_{ID} \leq -0.2$ V	L	L
X	H	Z

H = High Level
L = Low Level
? = Indeterminate
X = Immaterial
Z = High Impedance (off)

Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
Supply Voltage ³	7.0 V
Differential Input Voltage	± 25 V
Enable Input Voltage	5.5 V

Notes

- $T_{J \text{ Max}} = 150^\circ\text{C}$ for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C . Above this temperature, derate the 8L-Ceramic DIP at $8.7 \text{ mW}/^\circ\text{C}$, and the 8L-Molded DIP at $7.5 \text{ mW}/^\circ\text{C}$.
- All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

Recommended Operating Conditions

Symbol	Characteristic	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	4.75	5.0	5.25	V
V_I or V_{CM}	Voltage at any Bus Terminal (Separately or Common Mode)	-7.0 ¹		12	V
V_{ID}	Differential Input Voltage ²			± 12	V
I_{OH}	Output Current HIGH	Driver		-60	mA
		Receiver		-400	μA
I_{OL}	Output Current LOW	Driver		60	mA
		Receiver		16	
T_A	Operating Temperature	0	25	70	$^\circ\text{C}$

Notes

- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

μA96176

Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Driver Section

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		2.0			V
V _{IL}	Input Voltage LOW				0.8	V
V _{OH}	Output Voltage HIGH	I _{OH} = -20mA		3.1		V
V _{OL}	Output Voltage LOW	I _{OL} = 20mA		0.85		V
V _{IC}	Input Clamp Voltage	I _I = -18 mA			-1.5	V
V _{OD1}	Differential Output Voltage	I _O = 0 mA			6.0	V
V _{OD2}	Differential Output Voltage	R _L = 100 Ω, Fig. 1	2.0	2.25		V
		R _L = 54 Ω, Fig. 2	1.5	2.0		V
Δ V _{OD}	Change in Magnitude of Differential Output Voltage ²				± 0.2	V
V _{OC}	Common Mode Output Voltage ³	R _L = 54 Ω or 100 Ω, Fig. 1			3.0	V
Δ V _{OC}	Change in Magnitude of Common Mode Output Voltage ²				± 0.2	V
I _O	Output Current ⁴ (Includes Receiver I _I)	Output Disabled	V _O = 12 V		1.0	mA
			V _O = -7.0		-0.8	
I _{IH}	Input Current HIGH	V _I = 2.4 V			20	μA
I _{IL}	Input Current LOW	V _I = 0.4 V			-100	μA
I _{OS}	Short Circuit Output Current	V _O = -7.0 V			-250	mA
		V _O = 0 V			-150	
		V _O = V _{CC}			150	
		V _O = 12 V			250	
I _{CC}	Supply Current	No Load	Outputs Enabled		35	mA
			Outputs Disabled		40	

9

μA96176 (Cont.)

Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Drive Switching Characteristics $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
t_{DD}	Differential Output Delay Time	$R_L = 60\ \Omega$, Fig. 4		15	25	ns
t_{TD}	Differential Output Transition Time	$R_L = 60\ \Omega$, Fig. 4		15	25	ns
t_{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\ \Omega$, Fig. 5		12	20	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output	$R_L = 27\ \Omega$, Fig. 5		12	20	ns
t_{PZH}	Output Enable Time to High Level	$R_L = 110\ \Omega$, Fig. 6		25	35	ns
t_{PZL}	Output Enable Time to Low Level	$R_L = 110\ \Omega$, Fig. 7		25	35	ns
t_{PHZ}	Output Disable Time from High Level	$R_L = 110\ \Omega$, Fig. 6		20	25	ns
t_{PLZ}	Output Disable Time from Low Level	$R_L = 110\ \Omega$, Fig. 7		29	35	ns

Receiver Section

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
V_{TH}	Differential Input High Threshold Voltage	$V_O = 2.7\text{ V}$, $I_O = -0.4\text{ mA}$			0.2	V
V_{TL}	Differential Input Low Threshold Voltage	$V_O = 0.5\text{ V}$, $I_O = 8.0\text{ mA}$	-0.2^5			V
$V_{T+} - V_{T-}$	Hysteresis ⁶	$V_{CM} = 0\text{ V}$		50		mV
V_{IH}	Enable Input Voltage HIGH		2.0			V
V_{IL}	Enable Input Voltage LOW				0.8	V
V_{IC}	Enable Input Clamp Voltage	$I_I = -18\text{ mA}$			-1.5	V
V_{OH}	Output Voltage HIGH	$V_{ID} = 200\text{ mV}$, $I_{OH} = -400\ \mu\text{A}$, Fig. 3	2.7			V
V_{OL}	Output Voltage LOW	$V_{ID} = -200\text{ mV}$, Fig. 3	$I_{OL} = 8.0\text{ mA}$		0.45	V
			$I_{OL} = 16\text{ mA}$		0.50	
I_{OZ}	High Impedance State Output	$V_O = 0.4\text{ V to } 2.4\text{ V}$			± 20	μA
I_I	Line Input Current ⁷	Other Input = 0 V	$V_I = 12\text{ V}$		1.0	mA
			$V_I = -7.0\text{ V}$		0.8	
I_{IH}	Enable Input Current HIGH	$V_{IH} = 2.7\text{ V}$			20	μA
I_{IL}	Enable Input Current LOW	$V_{IL} = 0.4\text{ V}$			-100	μA
R_I	Input Resistance			12		$\text{k}\Omega$
I_{OS}	Short Circuit Output Current		-15		-85	mA
I_{CC}	Supply Current (total package)	No Load	Outputs Enabled		40	mA
			Outputs Disabled			

Receiver Switching Characteristics $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Condition	Min	Typ	Max	Unit
t_{PLH}	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0\text{ V to } 3.0\text{ V}$ $C_L = 15\text{ pF}$, Fig. 8		16	25	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output			16	25	ns
t_{PZH}	Output Enable Time to High Level	$C_L = 15\text{ pF}$, Fig. 9		15	22	ns
t_{PZL}	Output Enable Time to Low Level			15	22	ns
t_{PHZ}	Output Disable Time from High Level	$C_L = 5.0\text{ pF}$, Fig. 9		14	30	ns
t_{PLZ}	Output Disable Time from Low Level			24	40	ns

Notes

1. All typical values are at $V_{CC} = 5.0\text{ V}$ and $T_A = 25^\circ\text{C}$.
2. $\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.
3. In EIA Standard RS-422A and RS-485, V_{OC} , which is the average of the two output voltages with respect to GND, is called output offset voltage, V_{OS} .
4. This applies for both power-on and power-off. Refer to EIA Standard RS-485 for exact conditions.
5. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
6. Hysteresis is the difference between the positive-going input threshold voltage, V_T+ , and the negative-going input threshold voltage, V_T- .
7. This applies for both power-on and power-off. Refer to EIA Standard RS-485 for exact conditions.

Parameter Measurement Information

Figure 1 Driver V_{OD} and V_{OC}




Figure 2 Driver V_{OD} with Varying Common Mode Voltage





Figure 3 Receiver V_{OH} and V_{OL}



Parameter Measurement Information (Cont.)

Figure 4 Driver Differential Output Delay and Transition Times





Figure 5 Driver Propagation Times





Figure 6 Driver Enable and Disable Times (t_{PZH} , t_{PHZ})







Figure 7 Driver Enable and Disable Times (t_{PZL} , t_{PLZ})



Parameter Measurement Information (Cont.)

Figure 8 Receiver Propagation Delay Times











Figure 9 Receiver Enable and Disable Times



Notes

1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_r \leq 6.0$ ns, $t_f \leq 6.0$ ns, $Z_O = 50 \Omega$.
2. C_L includes probe and stray capacitance.
3. μA96176 Driver enable is Active-High
4. All diodes are 1N916 or equivalent.

Typical Application



AF00170F

Note

The line length should be terminated at both ends of its characteristic impedance. Stub lengths off the main line should be kept as short as possible.